A design approach to passive interconnects for single flux quantum logic circuits

IEEE Transactions on Applied Superconductivity

Volumn 13, Issue 2 I, 2003, Pages 535-538

  Hashimoto, Yoshihito ^a   Yorozu, Shinichi ^c   Kameda, Yoshio ^c   Semenov, Vasili K ^b  

^a SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

^b STONY BROOK UNIVERSITY   (United States)

^c NONE

Author keywords

Impedance matching; Passive transmission line; Single Flux Quantum (SFQ) device; Wiring

Indexed keywords

DIGITAL CIRCUITS; ELECTRIC LINES; FLIP FLOP CIRCUITS; IMPEDANCE MATCHING (ELECTRIC); LOGIC DESIGN; PASSIVE NETWORKS; QUANTUM ELECTRONICS;

BIASING EFFECTS;

LOGIC CIRCUITS;

EID: 0042442221     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813929     Document Type: Conference Paper

References (11)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction digital technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
2. V. K. Semenov, A. I. Ryzhikh, and Yu. A. Polyakov, "Decimation filters based on RSFQ logic/memory cells," in Extended Abstracts of ISEC'97, vol. 2, Berlin, Jun. 1997, pp. 344-346.
3. N. Joukov, Y. Hashimoto, and V. K. Semenov, "Matching Josephson junctions with microstrip lines for SFQ pulses and weak signals," IEICE Trans. Electron., vol. E85-C, no. 3, pp. 636-640, Mar. 2002.
4. H. Suzuki, S. Nagasawa, K. Miyahara, and Y. Enomoto, "Characteristics of driver and receiver circuits with a passive transmission line in RSFQ circuits," IEEE Trans. Appl. Supercond., vol. 10, pp. 1637-1641, Sep. 2000.
5. H. Suzuki, S. Nagasawa, H. Hasegawa, T. Hashimoto, K. Miyahara, and Y. Enomoto, "High frequency operation of JTL ring oscillator with a passive transmission line," IEEE Trans. Appl. Supercond., vol. 11, pp. 1082-1085, Mar. 2001.
6. Z. J. Deng, N. Yoshikawa, S. R. Whiteley, and T. Van Duzer, "Self-timing and vector processing in RSFQ circuit technology," IEEE Trans. Appl. Supercond., vol. 9, pp. 7-16, Mar. 1999.
7. D. Y. Zinoviev, P. Bunyk, and P.-M. Koenig, "Passive interconnects: A revolutionary approach to RSFQ system design," in Extended Abstracts of ISEC'01, Osaka, Jun. 2001, pp. 175-176.
8. S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, T. Yamada, and S. Tahara, "A single flux quantum logic cell library," in Extended Abstract of 14th ISS, 2001, p. 196.
9. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380ps, 9. 5mW Josephson 4-Kbit RAM operated at a high bit yield," IEEE Trans. Appl. Supercond., vol. 5, pp. 2447-2452, 1995.
10. A. F. Kirichenko, O. A. Mukhanov, and A. Ryzhikh, "Advanced on-chip test technology for RSFQ circuits," IEEE Trans. Appl. Supercond., vol. 7, pp. 3438-3441, Jun. 1997.
11. T. Yamada, A. Sekiya, A. Akahori, A. Fujimaki, H. Hayakawa, Y. Kameda, S. Yorozu, and H. Terai, "On-chip test of the shift register for high-end network switch based on cell-based design," Supercond. Sci. Technol., vol. 14, no. 12, pp. 1071-1074, Dec. 2001.