Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design

Proceedings of the Annual IEEE International ASIC Conference and Exhibit

Volumn 2002-January, Issue , 2002, Pages 438-442

  Cao, Yu ^a   Huang, Xuejue ^a   Sylvester, Dennis ^b   King, Tsu Jae ^a   Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of Michigan   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE;

ANALYSIS OF SIGNAL; FREQUENCY DEPENDENCE; FREQUENCY DEPENDENT; LADDER CIRCUITS; ON CHIP INTERCONNECT; POWER SUPPLY STABILITY; RESISTANCE AND INDUCTANCE; RF CIRCUIT DESIGN;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 29244484901     PISSN: 10630988     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.2002.1158099     Document Type: Conference Paper

References (15)

1. International Technology Roadmap for Semiconductors, 2001.
2. A. E. Ruehli, "Inductance Calculations in a Complex Integrated Circuit Environment", IBM Journal of Research and Development, pp. 470-481, Sep. 1972.
3. Y. Cao, el al., "Frequency-Independent Equivalent Circuit Model for On-Chip Spiral Inductors", Proc. of IEEE CICC, pp. 217-220, May 2002.
4. S. Kim and D. P. Neikirk, "Compact Equivalent Circuit Model for the Skin Effect", MTTS Int. Microwave Sym. Digest, pp. 1815-18, June 1996.
5. B. Young, "Digital Signal Integrity", Prentice-Hall PTR, 2001.
6. X. Qi, et al., "On-Chip Inductance Modeling and RLC Extraction of VLSI Interconnects for Circuit Simulation", Proc. of IEEE CICC, pp. 487-490, May 2000.
7. C.K. Cheng, J. Lillis, S. Lin, and N. Chang, "Interconnect Analysis and Synthesis", John Wiley & Sons, Inc., 2000.
8. B. Kramer and S. Mehrotra, "Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis", Proc. ofDAC, pp. 303-308, June 1998.
9. Berkeley Predictive Technology Models (B PTM): http://www-device.eecs.berkeley.edu/~ptm.
10. Y. Massoud, J. Kawa, D. MacMillen, and J. White, "Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk", Proc. of DAC, pp. 804-809, June 2001.
11. X. Huang, el al., "RLC Signal Integrity Analysis of High-Speed Global Interconnects", Tech. Digest of IEDM, pp. 731-734, Dec. 2000.
12. P. J. Restle, A. E. Ruehli, S. G. Walker, and G. Papadopoulos, "Full-Wave PEEC Time-Domain Method for the Modeling of On-Chip Interconnects", IEEE Tran, on CAD, vol. 20, no. 7, pp. 877-886, July, 2001.
13. M. Ang, R. Salem, and A. Taylor, "An On-Chip Voltage Regulator using Switched Decoupling Capacitors", Digest of ISSCC, pp. 438-439, Feb. 2000.
14. J. R. Long, and M. A. Copeland, "The Modeling, Characterization, and Design of Monolithic Inductors for Silicon RF IC's", IEEE ISSC, vol. 32, no. 3, pp. 357-369, March 1997.
15. D. Leenaerts, G. Gielen, and R. A. Rutenbar, "CAD Solutions and Outstanding Challenges for Mixed-Signal and RF IC Design", Proc. of ICCAD, pp. 270-277, Nov. 2001.