A verification methodology for reconfigurable systems

Proceedings - International Workshop on Microprocessor Test and Verification

Volumn , Issue , 2005, Pages 85-90

  Borgatti, M ^a   Fedeli, A ^a   Rossi, U ^a   Lambert, J L ^a   Moussa, I ^a   Fummi, F ^b   Marconcini, C ^b   Pravadelli, G ^b  

^a Central R and D ^*  (France)

^b UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

SYMBAD PROJECT; VERIFICATION;

COMPUTER AIDED SOFTWARE ENGINEERING; FIELD PROGRAMMABLE GATE ARRAYS;

MICROPROCESSOR CHIPS;

EID: 28744445501     PISSN: 15504093     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MTV.2004.2     Document Type: Conference Paper

References (18)

1. D. Panigrahi, C. N. Taylor, and S. Dey, "A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication", Proc. ASP-DACW/VLSI Design, pp.553-558, 2002.
2. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood, "Hardware-Software Co-design of Embedded Reconfigurable Architectures", Proc. Design Automation Conference (DAC), pp.507-512, 2000.
3. D. Verkest, D. Desmet, P. Avasare, P. Coene, S. Decneut, F. Hendrickx, T. Marescaux, J.-Y. Mignolet, R. Pasko, and P. Schaumont, "Design of a Secure, Intelligent, and Reconfigu-rable Web Cam Using a C Based System Design Flow", Proc, Asilomar Conference on Signals Systems & Computers Pacific Grove, pp.463-467, 2001.
4. M. Margala, X. Chen, J. Xu and H. Wang, "Design Verification and DFT for an Embedded Reconfigurable Low-Power Multiplier in System-on-Chip Applications", Proc. of IEEE International ASIC-SOC Conference, pp.230-234, 2001.
5. S. Singh and C.J. Lillieroth, "Formal Verification of Reconfigurable Cores", Proc. of IEEE Symposium on FPGAs for Custom Computing Machines", pp. 25-32, 1999.
6. R. Drechsler, "Synthesizing Checkers for On-Line Verification of System-On-Chip Designs", Proc. of IEEE International Symposium on Circuits and Systems, pp.748-751, 2003.
7. D. Kalita and P.P Khargonekar, "Formal Verification for Analysis and Design of Reconfigurable Controllers for Manufacturing Systems", Proc. of IEEE American Control Conference, pp. 3533-3538, 2000.
8. I. Moussa, T. Grellier, and G. Nguyen, "Exploring SW Performance Using SoC Transaction-level Modelling", Proc. Design and Test in Europe Conference (DATE), pp.120-125, 2003.
9. F. Fin, and F. Fummi, "Laerte++: an Object Oriented High-Level TPG for SystemC Designs", Proc. Forum on Design Language (FDL), 2003.
10. F. Ferrandi, F. Fummi, and D. Sciuto, "Implicit Test Generation for Behavioral VHDL Models", Proc. International Test Conference (ITC), pp.436-441, 1998.
11. S. Dellacherie, S. Devulder, and J-L. Lambert, "Software Verification Based on Linear Programming", Proc. FM-LNCS, 1999.
12. K.L. McMillan, "Symbolic Model Checking", Academic Press, Norwell, MA, 1993.
13. I. Beer, S.Ben-David, C. Eisner, and A. Landver, "Rulebase, an Industry-Oriented Formal Verification Tool", Proc. Design Automation Conference (DAC), pp.655-660, 1996.
14. F. Fummi, G. Pravadelli, A. Fedeli, U. Rossi, and F. Toto, "On the Use of a High-level Fault Model to Check Properties Incompleteness", Proc. MEMOCODE, pp.145-152, 2003.
15. Y. Hoskote, T. Kam, P.H. Ho, and X.Zao, "Coverage Extimation for Symbolic Model Checking", Proc. Proc. Design Automation Conference (DAC), pp.300-305, 1999.
16. S. Katz, O. Grumberg, and D. Geist, "Have I Written Enough Properties? - A Method of Comparison between Specification and Implementation", Proc. CHARME, pp.280-297, 1999.
17. H. Chockler, O. Kupferman, R.P. Kurshan, and M.Y. Vardi, "A Practical Approach to Coverage in Model Checking", Proc. CAV, pp.66-78, 2001.
18. M. Borgatti, F. Lertora, B. Foret, and L. Cali, "A Reconfigurable System featuring Dynamically Extensible Embedded Microprocessor, FPGA and Customisable I/O", Proc. CICC, 2002.