-
2
-
-
0034840742
-
Validating the intel pentium 4 microprocessor
-
B. Bentley. Validating the Intel Pentium 4 microprocessor. In Design Automation Conf., pp. 244-248, 2001.
-
(2001)
Design Automation Conf.
, pp. 244-248
-
-
Bentley, B.1
-
3
-
-
0032630134
-
Symbolic model checking using SAT procedures instead of BDDs
-
A. Biere, A. Cimatti, E. Clarke, M. Fujita, Y. Zhu, Symbolic Model Checking using SAT procedures instead of BDDs, In Design Automation Conference, pp. 317-320, 1999
-
(1999)
Design Automation Conference
, pp. 317-320
-
-
Biere, A.1
Cimatti, A.2
Clarke, E.3
Fujita, M.4
Zhu, Y.5
-
4
-
-
0000227930
-
Reconfigureable computing: A survey of systems and software
-
K. Compton, S. Hauck, Reconfigureable Computing: A Survey of Systems and Software, ACM Computing Surveys, Vol. 34, No. 2, pp. 171-210, 2002
-
(2002)
ACM Computing Surveys
, vol.34
, Issue.2
, pp. 171-210
-
-
Compton, K.1
Hauck, S.2
-
6
-
-
0037654228
-
Gatecomp: Equivalence checking of digital circuits in an industrial environment
-
R. Drechsler, S. Höreth, Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment, International Workshop on Boolean Problems, pp. 195-200, 2002
-
(2002)
International Workshop on Boolean Problems
, pp. 195-200
-
-
Drechsler, R.1
Höreth, S.2
-
8
-
-
0038329874
-
Utilizing high-level information for formal hardware verification
-
J. Soldek, J. Pejaz (Ed.), Kluwer Academic Publishers
-
P. Johannsen, R. Drechsler, Utilizing High-Level Information for Formal Hardware Verification, Advanced Computer Systems, J. Soldek, J. Pejaz (Ed.), Kluwer Academic Publishers, pp. 419-431, 2002
-
(2002)
Advanced Computer Systems
, pp. 419-431
-
-
Johannsen, P.1
Drechsler, R.2
-
9
-
-
10444289083
-
DRAFT : An on-line fault detection method for dynamic and partially reconfigurable FPGAs
-
M. Gericota, G. Alves, M. Suva, J. Ferreira, DRAFT : An On-Line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs, IEEE International On-Line Testing Workshop, 2001
-
(2001)
IEEE International On-Line Testing Workshop
-
-
Gericota, M.1
Alves, G.2
Suva, M.3
Ferreira, J.4
-
12
-
-
0036056701
-
High-level specification and automatic generation of IP interface monitors
-
M. Oliveira, A. Hu High-Level Specification and Automatic Generation of IP Interface Monitors, In Design Automation Conference, pp. 129-134, 2002
-
(2002)
Design Automation Conference
, pp. 129-134
-
-
Oliveira, M.1
Hu, A.2
-
14
-
-
0035341885
-
Reconfigurable computing and digital signal processing: A survey
-
Kluwer, May/June
-
R. Tessier, W. Burleson, Reconfigurable Computing and Digital Signal Processing: A Survey, Journal of VLSI Signal Processing, Kluwer, 28, pp. 7-27, May/June 2001
-
(2001)
Journal of VLSI Signal Processing
, vol.28
, pp. 7-27
-
-
Tessier, R.1
Burleson, W.2
-
15
-
-
0019899097
-
Design for testability - A survey
-
T.W. Williams, K.P. Parker. Design for testability - a survey. IEEE Trans, on Comp., 31(1):2-15, 1982
-
(1982)
IEEE Trans, on Comp.
, vol.31
, Issue.1
, pp. 2-15
-
-
Williams, T.W.1
Parker, K.P.2
|