An Algebraic Decision Diagram (ADD) based technique to find leakage histograms of combinational designs

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 111-114

  Gulati, Kanupriya ^a   Jayakumar, Nikhil ^a   Khatri, Sunil P ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

ADD; BDD; Leakage

Indexed keywords

ALGEBRA; COMPUTATIONAL METHODS; DECISION THEORY; POWER ELECTRONICS; VECTORS;

ADD; BDD; LEAKAGE; LEAKAGE VALUE;

LEAKAGE CURRENTS;

EID: 28444491154     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195497     Document Type: Conference Paper

References (9)

1. F. Gao and J. Hayes, "Exact and heuristic approaches to input vector control for leakage power reduction," in Proceedings, International Conference on Computer-aided Design, pp. 527-532, Nov 2004.
2. R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi, "Algebraic decision diagrams and their applications," Formal Methods in Systems Design, vol. 10, no. 2/3, pp. 171-206, 1997.
3. E. M. Clarke, K. L. McMillan, X. Zhao, M. Fujita, and J. Yang, "Spectral transforms for large boolean functions with applications to technology mapping," in Proceedings of the 30th international conference on Design automation, pp. 54-60, ACM Press, 1993.
4. Z. Chen, M. Johnson, L. Wei, and W. Roy, "Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks," in International Symposium on Low Power Electronics and Design, pp. 239-244, 1998.
5. M. Johnson, D. Somasekhar, and K. Roy, "Models and algorithms for bounds on leakage in CMOS circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, pp. 714-725, June 1999.
6. R. Rao, F. Liu, J. Burns, and R. Brown, "A heuristic to determine low leakage sleep state vectors for CMOS combinational circuits," in Proceedings, International Conference on Computer-aided Design, pp. 689-692, Nov 2003.
7. H. Y. Song, S. Bohidar, R. I. Bahar, and J. Grodstein, "Symbolic failure analysis of custom circuits due to excessive leakage current," in Proc. of the Intl. Conf. on Computer Design, pp. 70-75, 2003.
8. "CUDD: CU decision diagram package." http://vlsi.colorado.edu/ fabio/CUDD/cuddIntro.html.
9. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni- Vincentelli, "SIS: A System for Sequential Circuit Synthesis," Tech. Rep. UCB/ERL M92/41, Electronics Research Laboratory, Univ. of California, Berkeley, CA 94720, May 1992.