A simple mechanism to adapt leakage-control policies to temperature

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 54-59

  Kaxiras, Stefanos ^a   Xekalakis, Polychronis ^a   Keramidas, Georgios ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

Cache Decay; Drowsy Cache; Hybrid Leakage Mechanism; Thermal Adaptation

Indexed keywords

BUFFER STORAGE; COMPUTER ARCHITECTURE; LOW TEMPERATURE EFFECTS; POWER ELECTRONICS; THERMOANALYSIS;

CACHE DECAY; DROWSY CACHE; HYBRID LEAKAGE MECHANISM; THERMAL ADAPTATION;

LEAKAGE CURRENTS;

EID: 28444470230     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195485     Document Type: Conference Paper

References (20)

1. Weidong Liu, et al. "BSIM3v3.2 MOSFET Model User's Manual," Dept. of EE and CS, U.C. Berkeley.
2. K. Flautner, et al. "Drowsy Caches: Simple Techniques for Reducing Leakage Power," In Proc. ISCA 29, 2002.
3. Michael Powell et al. "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," In Proc. ISLPED 2000.
4. S. Kaxiras, Z. Hu, M. Martonosi, "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power," In Proc. ISCA 28, 2001.
5. S. Kaxiras, Polychronis Xekalakis "Decaying 4T Thermal/Leakage Sensors," In Proc. ISLPED, 2004.
6. Yan Meng, et al. "On the Limits of Leakage Power Reduction in Caches," In Proc. HPCA-11, 2004.
7. Yingmin Li et al. "State-Preserving vs. Non-State-Preserving Leakage Control in Caches," In Proc. of the 2004 DATE Conference, pp. 22-27, Feb. 2004.
8. R. E. Kessler, et al. "The Alpha 21264 microprocessor architecture," In Proc. ICCD 1998, pages 90-95, Oct. 1998.
9. Y. Ye, S. Borkar, and V. De, "A Technique for StandbyLeakage Reduction in High-Performance Circuits," Symp.ofYLSI Circuits, pp. 40-41, 1998.
10. T. Pering, et al. "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms," In Proc. ISLPED 1998.
11. Bhaskar Chatterjee, et al. "Effectiveness and Scalling Trends of Leakage Control Techniques for Sub-130nm CMOS Technologies," In Proc. ISLPED 2003.
12. N. Sirisantana, L. Wei, and K. Roy, "High-Perfomance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness," in Proc. ICCD, 2000.
13. H. Zhou, et al. "Adaptive mode control: A static-power-efficient cache design," In Proc. PACT 2001, Sept. 2001.
14. S. Velusamy, et al. "Adaptive cache decay using formal feedback control," In Proc. WMPI-2, May 2002.
15. Hari Ananthan, et al. "LargerthanVdd Forward Body Bias in Sub0.5V Nanoscale CMOS," In Proc. ISLPED, 2004.
16. S. Mutah, et al. "1-V Power Supply High-Speed Digital Circuit Technology with Multi-Threshold Voltage CMOS," IEEE Journal of Solid-State Circuits, 30(8):847-853, 1995.
17. M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry "Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering," In Proc. DAC 2002.
18. Liqiong Wei, et al. "Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits," In Proc. of the 35th annual conference on Design Automation.
19. Y. Zhang, et al. "Hotleakage: An architectural, temperature-aware model of subthreshold and gate leakage," Tech. Report CS-2003-05, CS Dept., University of Virginia, Mar. 2003.
20. J. A. Butts and G. S. Sohi "A static power model for architects." In Proc. of the 33rd MICRO, Dec. 2000.