A green function-based parasitic extraction method for inhomogeneous substrate layers

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 141-146

  Xu, Chenggang ^a   Gharpurey, Ranjit ^b   Fiez, Terri S ^a   Mayaram, Kartikeya ^a  

^a Oregon State University   (United States)

^b The Department of Civil and Environmental Engineering   (United States)

Author keywords

Green function; Parasitic extraction; Substrate noise

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER SIMULATION; SEMICONDUCTOR DEVICES; SPURIOUS SIGNAL NOISE;

PARASITIC EXTRACTION; SINKERS; SUBSTRATE NOISE; TRENCHES;

GREEN'S FUNCTION;

EID: 27944511053     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065619     Document Type: Conference Paper

References (17)

1. B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, R. L. Carley, and D. J. Allstot, "Addressing substrate coupling in mixed-mode IC's and power distribution synthesis," IEEE J. Solid-State Circuits, vol. 29, pp. 226-237, March 1994.
2. P. Miliozzi, L. Carloni, E. Charbon, and A. Sangiovanni-Vincentelli, "SUBWAVE: a methodology for modeling digital substrate noise injection in mixed-signal ICs," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 385-388, May 1996.
3. M. Pfost and H. M. Rein, "Modeling and measurement of substrate coupling in Si-Bipolar IC's up to 40 GHz," IEEE J. Solid-State Circuits, vol. 33, pp. 582-591, April 1998.
4. S. Donnay and G. Gielen, Substrate Noise Coupling in Mixed-signal ASICs, Kluwer Academic Publishers, 2003.
5. N. K. Verghese, T. Schmerbeck, and D.J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in ICs, Kluwer Academic Publisher, 1995.
6. X. Aragones, J. I. Gonzalez, and A. Rubio, Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs, Kluwer Academic Publisher, 1999.
7. E. Charbon, R. Gharpurey, P. Milliozzi, R.G. Meyer, and A. Sangiovanni-Vincentelli, Substrate Noise: Analysis and Optimization for IC Design, Kluwer Academic Publisher, 1995.
8. T. A. Johnson, R. W. Knepper, V. Marcello, and W. Wang, "Chip substrate resistance modeling technique for integrated circuit design," IEEE Trans. Computer-Aided Design, vol. 3, pp. 126-134, April 1984.
9. L. M. Silveira and N. Vargas, "Characterizing substrate coupling in deep-submicron designs," IEEE Design & Test of Computers, vol. 19, pp. 26-29, March-April 2002.
10. R. Gharpurey, "Modeling and analysis of substrate coupling in IC's," Ph.D. dissertation, Univ. California, Berkeley, 1995.
11. A. M. Niknejad, R. Gharpurey, and R. G. Meyer, "Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits," IEEE Trans. Computer-Aided Design, vol. 17, pp. 305-315, April 1998.
12. J. P. Costa, M. Chou, and L. M. Silveira, "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's," IEEE Trans. Computer-Aided Design, vol. 18, pp. 597-607, May 1999.
13. H. Li, J. Carballido, H. H. Yu, V. I. Okhmatovski, E. Rosenbaum, and A. C. Cangellaris, "Comprehensive frequency-dependent substrate noise analysis using boundary element methods," IEEE/ACM International Conference on Computer-Aided Design, pp. 2-9, Nov. 2002.
14. E. Schrik and N. R. van der Meijs, "Combined BEM/FEM substrate resistance modeling," Proc. 39th Design Automation Conference, pp. 771 -776, June 2002.
15. E. Schrik, P. M. Dewilde, and N. P. van der Meijs, "Theoretical and practical validation of combined BEM/FEM substrate resistance modeling," IEEE/ACM International Conference on Computer Aided Design, pp. 10-15, Nov. 2002.
16. W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling, Numerical Recipes in C, Cambridge University Press, 1988.
17. ATLAS User's Manual, SILVACO International.