A pattern matching co-processor for network security

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 234-239

  Cho, Young H ^a   Mangione Smith, William H ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Intrusion; Network security; Pattern matching; Pattern search; Snort

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER NETWORKS; COMPUTER VIRUSES; COMPUTER WORMS; ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS; PATTERN MATCHING;

INTRUSION; NETWORK SECURITY; PATTERN SEARCH; SNORT;

SECURITY OF DATA;

EID: 27944492788     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193807     Document Type: Conference Paper

References (14)

1. Seda O. Memik Gokhan Memik and William H. Mangione-Smith, "Design and Analysis of a Layer Seven Network Processor Accelerator Using Reconfigurable Logic," in IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, April 2002, IEEE.
2. Young H. Cho, Shiva Navab, and William H. Mangione-Smith, "Specialized Hardware for Deep Network Packet Filtering," in 12th Conference on Field Programmable Logic and Applications, Montpellier, France, September 2002, pp. 452-461, Springer-Verlag.
3. Young H. Cho and William H. Mangione-Smith, "Deep Packet Filter with Dedicated Logic and Read Only Memories," in IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, April 2004, IEEE.
4. Neil Desi, "Increasing Performance in High Speed NIDS: A look at Snort's Internals," Feb 2002.
5. David Watson, Matthew Smart, G. Robert Malan, and Farnam Jahanian, "Protocol Scrubbing: Network Security through Transparent Flow Modification," in IEEE/ACM Transactions on Networking. April 2004, ACM Press.
6. R. Sidhu and V. K. Prasanna, "Fast Regular Expression Matching using FPGAs," in IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, April 2001, IEEE.
7. R. Franklin, D. Carver, and B. L. Hutchings, "Assisting Network Intrusion Detection with Reconfigurable Hardware," in Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, Napa Valley, CA, April 2002, IEEE.
8. Ioannis Sourdis and Dionisios Pnevmatikatos, "Fast, Large-Scale String Match for a 10Gbps FPGA-based Network Intrusion Detection System," in 13th Conference on Field Programmable Logic and Applications, Lisbon, Portugal, September 2003, Springer-Verlag.
9. Christopher R. Clark and David E. Schimmel, "Scalable Parallel Pattern-Matching on High-Speed Networks," in IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, April 2004, IEEE.
10. Zachary K. Baker and Viktor K. Prasanna, "A Methodology for Synthesis of Efficient Intrusion Detection Systems on FPGAs," in IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, April 2004, IEEE.
11. M. Gokhale, D. Dubois, A. Dubois, M. Boorman, S. Poole, and V. Hogsett, "Granidt: Towards Gigabit Rate Network Intrusion Detection Technology," in 12th Conference on Field Programmable Logic and Applications, Montpellier, France, September 2002, pp. 404-413, Springer-Verlag.
12. J.W. Lockwood, J. Moscola, M. Kulig, D. Reddick, and T. Brooks, "Internet Worm and Virus Protection in Dynamically Reconfigurable Hardware," in Military and Aerospace Programmable Logic Device (MAPLD), Washington DC, September 2003, NASA Office of Logic Design.
13. Young H. Cho and William H. Mangione-Smith, "Programmable Hardware for Deep Packet Filtering on a Large Signature Set," in First IBM Watson P=ac2 Conference, Yorktown, NY, October 2004, IBM.
14. Alfred V. Aho and Margaret J. Corasick, "Efficient String Matching: An Aid to Bibliographic Search," in Communications of the ACM. June 1975, pp. 333-340, ACM Press.