Run-time reconfigurable hybrid multiprocessor cores

Proceedings of the IEEE International Conference on Industrial Technology

Volumn 3, Issue , 2004, Pages 1345-1350

  Astarloa, Armande ^a   Bidarte, Unai ^a   Zuloaga, Aitzol ^a   Arias, Jagoba ^a   Jiménez, Jaime ^a  

^a UNIVERSITY OF THE BASQUE COUNTRY UPV EHU   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; EMBEDDED SYSTEMS; INTEGRATION;

GURABLE CORE; HOST CORE; MULTIPROCESSOR CORES; PARTIAL RECON GURATION;

MULTIPROCESSING SYSTEMS;

EID: 27944441265     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. G. Martin and H. Chang (Eds.). Winning the SoC Revolution : Experiences in Real Design. Kluwer Academic Publishers, Massachusetts, USA, 2003.
2. J. MacBeth and P. Lysaght. Dynamically Reconfigurable Intelectual Property. In Proc. Postgraduate Research in Electronics, Photonics, Communications and Software (PREP), University of Keele, UK, April 2001, April 2001.
3. J. MacBeth and P. Lysaght. Dynamically Reconfigurable Cores, Field-Programmable Logic and Applications: FPL 2001,Lecture Notes in Computer Science, Springer, 2147:462-472, August 2001.
4. Armando Astarloa, Jesus Luzuro, Unai Bidarte, Josu Luis Martin, and Aitzol Zuloaga. A Self-reconfiguration Framework for Multiprocessor CSoPCs. Field-Programmable Logic and Applications : FPL 2004, Lecture Notes in Computer Science, Springer, 3203, September 2004.
5. A. Ramanathan. Development of ATA/ATAPI-5 IDE Controller Core. Project Report: http://www-unix.ecs.umass.edu/~aramanat/RCG/report.doc, December 2001.
6. P. Nanthanavoot and P. Chongstitvatana. Development of a data reading device for a CD-ROM drive with FPGA technology. Conf. of Electrical Engineering, Thailand, 2002.
7. ASTEK Corp. IP Cores : ATA-4/6 Cores. http://www.astekcorp.com, 2004.
8. Palmchip Corp. ATA IDE Host Controller Cores. http://www.palmchip.com, 2004.
9. ACARD technology Corp. The Secrets of the Best Burning Engine, http://www.acard.com/eng/press/2003/engine.html, 2003.
10. A. Astarloa, U. Bidarte, and A. Zuloaga. A reconfigurable SoC architecture for high volume and multi-channel data transaction in industrial environments. In Proceedings International IEEE Conference on Industrial Electronics, Control and Instrumentation IECON'02, Sevilla, Spain, November, 2002.
11. K. Chapman. PicoBlaze 8-Bit Microcontroller for Virtex-E and Spartan-II/IIE Devices. Xilinx Application Notes, February 2003.
12. G. Ferrante. CPUGEN Tutorial V1.00. http://www.opencores.org/projects/ cpugen, 2003.
13. H. Fu and J.W. Lockwood. The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX). Technical Report. Applied Research Lab. Department of Computer Science. Washignton University, July 2001.
14. N. Palermo. A 9 MHz Digital SSB Modulator. http://www.microtelecom.it/ ssbdex-e.htm, September 2002.
15. MEET Electronics Ltd. Three Phase Motor Controller. Xilinx AlianceCORE IP Center, September 2002.
16. H. V. Kampen. PicoBlaze Rijndael (AES-128) block cipher, http://www.mediatronix.com, 2003.
17. Kyeong Keol Ryu, Eung Shin, and Vincent J. Mooney. A Comparison of Five Different Multiprocessor SoC Bus Architectures. Euromicro Symposium on Digital Systems Design (DSD'01), September, 2001.
18. Rudolf Usselmann. SoC Bus Review, http://www.opencores.org.
19. A. Astarloa. FFR16 : First File Reader FAT16. http://www.xilinx.com/ ipcenter/processor_central/picoblaze/picoblaze_user_resources.htm, August 2003.
20. A. Gerstlauer, R. Dmer, J. Peng, and D. Gajski. SYSTEM DESIGN: A Practical Guide with SpecC. Kluwer Academic Publishers, Massachusetts, USA, 2001.
21. Microsoft Corporation. FAT: General Overview of On-Disk Format-1.02. Hardware White Paper - http: //www.microsoft.com, May 1999.
22. Xilinx Corp. CryptoBlaze: 8-Bit Security Microcontroller. Xilinx Application Notes, September 2003.
23. Silicore Corporation. Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores Revision: B.3. http://www.opencores.org, September 2002.
24. U. Bidarte, A. Astarloa, A. Zuloaga, J. Jimenez, and I. Martinet de Algria. Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requeriments. Field-Programmable Logic and Applications : FPL 2003.Lecture Notes in Computer Science, Springer. 2778:497-506, September 2003.
25. Xilinx Corp. Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. Xilinx Application Notes, May 2002.
26. A. Astarloa, U. Bidarte, and A. Zuloaga. Reconfigurable Microstepping Control of Stepper Motors using FPGA embedded RAM. In 29th International IEEE Conference on Industrial Electronics, Control and Instrumentation, IECON03, pages 2221-2227, November 2003.