Core-based reusable architecture for slave circuits with extensive data exchange requirements

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 497-506

  Bidarte, Unai ^a   Astarloa, Armando ^a   Zuloaga, Aitzol ^a   Jimenez, Jaime ^a   De Alegría, Iñigo Martínez ^a  

^a UNIVERSITY OF THE BASQUE COUNTRY UPV EHU   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER SOFTWARE; ELECTRONIC DATA INTERCHANGE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

CONTROL TASK; DESIGN REUSE; FPGA TECHNOLOGY; GENERIC ARCHITECTURE; HIGH-SPEED DATA; PROPOSED ARCHITECTURES; REUSABLE ARCHITECTURES; SOFTWARE APPLICATIONS;

COMPUTER SOFTWARE REUSABILITY;

EID: 27344449782     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_49     Document Type: Article

References (11)

1. Cesrio, W., Baghdadi, A.: Component-Based Design Approach for Multicore SoCs. Design Automation Conference. Proceedings of the 39th conference. New Orleans, Louisiana (2002)
2. Bergamaschi, R., Lee, W.: Designing Systems on Chip Using Cores. Design Automation Conference. Proceedings of the 37th conference (2000)
3. Gupta, R., Zorian, Y.: Introducing core-based system design. IEEE Design and Test of Computers (October-December 1997) 15-25
4. Xilinx Design Reuse Methodology for ASIC and FPGA Designers. http://www.xilinx.com/ipcenter/designreuse/docs/Xilinx-Design-Reuse-Methodology. pdf
5. Bursky, D.: Core-based design leads the way to flexible system solutions. Electronic Design (May 1997)
6. Balarin, F.: Hardware-Software Co-design of Embedded Systems: The POLIS approach. Kluwer Academic Press (1997)
7. The Connect TM Bus Architecture, http://www-3.ibm.com/chips/techlib/ techlib-nsf/productfamilies/CoreConnect-Bus-Architecture
8. Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores (rev. B.2), Silicore Corporation, Corcoran (USA), October 2001
9. Gleerup, T.: Memory Architecture for Efficient Utilization of SDRAM: A Case Study of the Computation/Memory Access Trade Off. Int'l Workshop on Hardware-software Codesign (2000) 51-55
10. Quinnell, R.: Development tool suits core-based design. Electronic Design (August 1996)
11. Chakrabarty, K.: Optimal test access architectures for system-on-a-chip. Transactions on Design Automation of Electronic Systems (January 2001) 26-49