Perspectives on scaling theory and CMOS technology - Understanding the past, present, and future

11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004

Volumn , Issue , 2004, Pages 631-637

  Foty, Daniel ^a  

^a Gilgamesh Associates   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 27644541823     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. J. Lilienfeld, U.S. Patent Nos. 1,745,175 (1930), 1,877,140 (1932), and 1,900,018 (1933).
2. Quoted in G. Gilder, "The Soul of Silicon," Forbes ASAP, 1 June 1998.
3. C. Mead, "Fundamental Limitations in Microelectronics - I. MOS Technology," Sol. St. Elec. vol. 15, pp. 819-829 (1972).
4. R. Dennard et al., "Design of Ion Implanted MOSFETs with Very Small Physical Dimensions," IEEE J. Sol. St. Circ. vol. SC-9, pp. 256 - 268 (1974).
5. E. Nowak, "Ultimate CMOS ULSI Performance," 1993 IEDM Tech. Dig., pp. 115-118.
6. D. Foty and E. Nowak, "MOSFET Technology for Low Voltage/Low Power Applications," IEEE Micro, June 1994, pp. 68-77.
7. D. Foty, "The Design of Deep Submicron FETs for Low Temperature Operation," Proceedings of the Symposium on Low Temperature Electronics and High Temperature Superconductors (ed. by S. Raider), pp. 63-77 (1993).
8. D. Foty and E. Nowak, "Performance, Reliability, and Supply Voltage Reduction, with the Addition of Temperature as a Design Variable," Proceedings of the 1993 European Solid State Device Research Conference, pp. 943-948.
9. Y. Tsividis, "Moderate Inversion in MOS Devices," Sol. St. Elec. Vol. 25, pp. 1099-1104 (1982).
10. E. Vittoz, "Micropower Techniques," in Design of MOS VLSI Circuits for Telecommunications (ed. By J. Franca and Y. Tsividis), Prentice Hall, 1994.
11. st Century: Generalized Methods and Their Extension to Nanotechnology," Proceedings of the 21st Nordic VLSI Design Conference (NorChip), pp. 8-15 (2003).
12. D. Binkley et al., "A CAD Methodology for Optimizing Transistor Current and Sizing in Analog CMOS Design," IEEE Transactions on Computer-Aided Design of Circuits and Systems vol. CAD-22, pp. 225-237 (2003).
13. C. Enz, F. Krummenacher, and E. Vittoz, "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low Voltage and Low Current Applications," Analog Int. Circ. and Signal Proc. vol. 8, pp 83-114 (1995).
14. G. Gildenblat et al., "An Advanced Surface-Potential-Based Compact MOSFET Model," IEEE J. Sol. St. Circ. (in press).
15. Y. Yi et al., "Temperature-Scaling Theory for Low-Temperature- Operated MOSFET with Deep-Submicron Channel," Jpn. J. Appl. Phys. vol. 27, pp. L1958-L1961 (1988).
16. D. Foty and E. Nowak, "Performance/Reliability Trade-Off and Optimized nMOSFET Design for 77K CMOS Logic," Proceedings of the Symposium on Low Temperature Electronics and High Temperature Superconductors (ed. by S. Raider), pp. 89-95 (1993).