An 11b 70-MHz 1.2-mm2 49-mW 0.18-μm CMOS ADC with on-chip current/voltage references

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 10, 2005, Pages 1989-1995

  Cho, Young Jae ^a   Lee, Seung Hoon ^a  

^a Sogang University   (South Korea)

Author keywords

Analog digital converter (ADC); CMOS; Low power; On chip references

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; DIFFERENTIAL EQUATIONS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; INTEGRAL EQUATIONS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

CMOS ANALOG-DIGITAL CONVERTER (ADC); DIGITAL SUBSCRIBER LINE; ON-CHIP REFERENCES; SIGNAL-TO-NOISE DISTORTION RATIO (SNDR);

CMOS INTEGRATED CIRCUITS;

EID: 27644434775     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.853251     Document Type: Article

References (14)

1. H. Nam et al., "A 300 mW programmable QAM transceiver for VDSL applications," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 418-419.
2. C. H. Park, S. J. Byun, Y. C. Song, S. H. Wang, C. Conroy, and B. S. Kim, "A low power CMOS bluetooth transceiver with a digital offset canceling DLL-based GFSK demodulator," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 96-97.
3. K. Y. Kim, N. Kusayanagi, and A. A. Abidi, "A 10-b 100 MS/s CMOS A/D converter," in Proc. Custom Integrated Circuits Conf., May 1996, pp. 419-422.
4. S. M. Jamal, D. Fu, P. J. Hurst, and S. H. Lewis, "A 10b 120 MSample/s time-interleaved analog-to-digital converter with digital background calibration," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 172-173.
5. Y. I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A 10b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 130-131.
6. D. Kelly, W. Yang, L. Mehr, M. Sayuk, and L. Singer, "A 3 V 340 mW 14b 75 MSPS ADC with 85 dB SFDR at Nyquist," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 134-135.
7. S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K. Moon, "A 2.5 V 10b 120 Msample/s CMOS pipelined ADC with high SFDR," in Proc. Custom Intergrated Circuits Conf., May 2002, pp. 441-444.
8. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Solid-State Circuits, vol. 17, pp. 539-550, Apr. 1999.
9. K. N. Leung and P. K. T. Mok, "A sub-1-V 15 ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device," IEEE J. Solid-State Circuits, vol. 37, pp. 526-530, Apr. 2002.
10. A. E. Buck, C. L. McDonald, S. H. Lewis, and T. R. Viswanathan, "A CMOS bandgap reference without resistors," IEEE J. Solid-State Circuits, vol. 37, pp. 81-83, Jan. 2002.
11. S. H. Lee and Y. Jee, "A temperature and supply-voltage insensitive CMOS current reference," IEICE Trans. Electron., vol. E82-C, pp. 1562-1566, Aug. 1999.
12. L. Singer, S. Ho, M. Timko, and D. Kelly, "A 12b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 38-39.
13. K. Khanoyan, F. Behbahani, and A. A. Abidi, "A 10b, 400 MS/s glitch-free CMOS D/A converter," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 1999, pp. 73-76.
14. B. S. Song and P. R. Gray, "A precision curvature-compensated CMOS bandgap reference," IEEE J. Solid-State Circuits, vol. SC-18, pp. 634-643, Dec. 1983.