Boost Logic: A high speed energy recovery circuit family

Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI

Volumn , Issue , 2005, Pages 22-27

  Sathe, Visvesh S ^a   Papaefthymiou, Marios C ^a   Ziesler, Conrad H ^b  

^a The Department of Civil and Environmental Engineering   (United States)

^b MultiGig Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOST LOGIC; ENERGY RECOVERY; ENERGY SAVINGS; VOLTAGE SCALING;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; ENERGY CONSERVATION; ENERGY DISSIPATION; FORMAL LOGIC;

NETWORKS (CIRCUITS);

EID: 26844475869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2005.22     Document Type: Conference Paper

References (10)

1. W. Athas et al. A low-power microprocessor based on resonant energy. JSSC, Nov 1997.
2. V. De and J. D. Meindl. Complementary adiabatic and fully adiabatic mos logic families for gigascale integration. In ISSCC, Feb 1996.
3. A. Dickinson and J. Denker. Adiabatic dynamic logic. JSSC, March 1995.
4. S. Kim et al. A true single-phase 8-bit adiabatic multiplier. In DAC, June 2001.
5. D. Maksimovic et al. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results. In ISLPED, Aug 1997.
6. Y. Moon and D. Jeong. An Efficient Charge Recovery Logic Circuit. JSSC, April 1996.
7. C. Seitz. Hot-Clock nmos. In Chapel Hill Conference on VLSI, 1995.
8. Y. Yibin and K. Roy. QSERL: Quasi-Static Energy Recovery Logic. JSSC, February 2001.
9. S. G. Younis and T. Knight. Practical Implementation of Charge Recovering Asymptotically Zero Power CMOS. In Symposium on Integrated Systems, 1993.
10. C. Ziesler et al. A 225 Mhz Resonant Clocked ASIC Chip. In ISLPED, Aug 2003.