Wide-linear-range subthreshold OTA for low-power, low-voltage, and low-frequency applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 8, 2005, Pages 1481-1488

  El Mourabit, Aimad ^a   Lu, Guo Neng ^a   Pittet, Patrick ^a  

^a Laboratoire d'Electronique Nanotechnologies et Capteurs   (France)

Author keywords

Linearization; Low Gm; Low power; Low supply; Multiple input floating gate (MIFG) MOS transistor; Subthreshold operational transconductance amplifier (OTA)

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL GEOMETRY; ELECTRIC CURRENTS; LINEARIZATION; MOSFET DEVICES; SPURIOUS SIGNAL NOISE; THRESHOLD VOLTAGE; TRANSCONDUCTANCE;

MULTIPLE INPUT FLOATING GATE (MIFG) MOS TRANSISTOR; NOISE ANALYSIS; SUBTHRESHOLD OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA);

OPERATIONAL AMPLIFIERS;

EID: 26444574197     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.852011     Document Type: Article

References (19)

1. P.M. Furth and A. G. Andreou, "Linearised differential transconductor in subthreshold CMOS," Electron. Lett., vol. 31, no. 7, pp. 547-554, 1995.
2. X. Arregnit, "Compatible lateral bipolar transistors in CMOS technology: model and applications," Ph.D. dissertation, EPFL, Lausanne, Switzerland, 1989.
3. L. Watts, D. A. Kerns, R. F. Lyon, and C. A. Mead, "Improved implementation of the silicon cochlea," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 692-700, 1992.
4. R. Sarpeshkar, R. F. Lyon, and C. A. Mead, "A low-power wide-linear-range transconductance amplifier," Analog Integr. Circuits Signal Process., vol. 13, pp. 123-151, 1997.
5. E. Rodriguez-Villegas, A. Yufera, and A. Rueda, "A 1.25-V micropower Gm-C filter based on FGMOS transistors operating in weak inversion" IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 100-111, 2004.
6. The ACM model for circuit simulation and equations for SMASH, O. C. Gouveia Filho, A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro. [Online]. Available: http://www.dolphin.fr
7. J. Ramíez-Angulo, G. Gonzalez-Altamirano, and S. C. Choi, "Modeling multiple-input floating-gate transistors for analog signal processing" in Proc. ISCAS, vol. 3, 1997, pp. 2020-2023.
8. B. A. Minch, C. Diorio, P. Hasler, and C. Mead, "The matching of small capacitors for analog VLSI," in Proc. IEEE Int. Syrup. Circuits Syst. (ISCAS'96), vol. 1, May 1996, pp. 239-241.
9. M. J. McNutt, S. LeMarquis, and J. L. Dunkley, "Systematic capacitance matching errors and corrective layout procedures," IEEE J. Solid-State Circuits, vol. 29, no. 5, pp. 611-616, 1994.
10. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching propreties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, 1989.
11. C. Michael and M. Ismail, "Statical modeling of device mismatch for analog MOS integrated circuits," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 152-165, Feb. 1994.
12. J. B. Shyu et al., "Random error effects in matched MOS capacitors and current sources," IEEE J. Solid-State Circuits, vol. SC-1924, no. 5, 1989.
13. J. Ramirez-Angelo, R. G. Caravajal, J. Tombs, and A. Trorralba, "Low voltage CMOS opamp with rail-to-rail input and output signal swing for continuous-time signal processing using multiple input floating-gate transistors," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, pp. 111-116, 2001.
14. P. Hasler, "Fondations of learning in analog VLSI," Ph.D. dissertation, California Inst. Technol., Pasadena, 1997.
15. K. Kotani, T. Shibata, M. Imai, and T. Ohmi, "Clock-controlled neuron-MOS logic gates," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, pp. 518-522, 1998.
16. E. Rodrignez-Villegas and H. Barnes, "Solution to trapped charge in FGMOS transistors," Electron. Lett., vol. 39, no. 19, 2003.
17. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 2001.
18. A. Veeravalli, E. Sánchez-Sinencio, and J. Silva-Martínez, "A CMOS transconductance amplifier architecture with wide tuning range for low frequency applications," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 776-781, Jun. 2002.
19. A. Veeravalli, E. Sánchez-Sinencio, and J. Silva-Martínez, "Transconductance amplifier structures with very small transconductances: a comparative design approach," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 770-775, Jun. 2002.