Effectiveness of simple memory models for performance prediction

2004 IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2004, Pages 98-105

  Chihaia, Irina ^a   Gross, Thomas ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

EXECUTION TIME; NETWORK SIMULATORS; SYMBOLIC MODEL VERIFIERS (SMV);

C (PROGRAMMING LANGUAGE); COMPUTATIONAL METHODS; COMPUTER SIMULATION; DATA REDUCTION; DATA STORAGE EQUIPMENT; PROBLEM SOLVING;

COMPUTER SYSTEMS;

EID: 2642566206     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/ISPASS.2004.1291361     Document Type: Conference Paper

References (32)

1. S. Kaplan, Y. Smaragdakis, and P. Wilson, "Trace Reduction for Virtual Memory Simulations," in Proc. SIGMETRICS, pp. 47-58, 1999.
2. Y. Smaragdakis, S. Kaplan, and P. Wilson, "EELRU: Simple and Effective Adaptive Page Replacement," in Proc. SIGMETRICS, pp. 122-133, May 1999.
3. M. Kjelso, M. Gooch, and S. Jones, "Performance Evaluation of Computer Architectures with Main Memory Data Compression," Journal of Systems Architecture, vol. 45, pp. 571-590, 1999.
4. P. Wilson, S. Kaplan, and Y. Smaragdakis, "The Case for Compressed Caching in Virtual Memory Systems," in Proc. 1999 USENIX Tech. Conf., pp. 101-116, June 1999.
5. R. Uhlig and T. Mudge, "Trace-Driven Memory Simulation: A Survey," ACM Computing Surveys, vol. 29, pp. 128-170, June 1997.
6. K. Gallivan, D. Gannon, W. Jalby, A. Malony, and H. Wijshoff, "Behavioral Characterization of Multiprocessor Memory Systems: A Case Study," in Proc. SIGMETRICS, pp. 79-88, Apr. 1989.
7. R. Saavedra and A. Smith, "Measuring Cache and TLB Performance and Their Effect on Benchmark Run Times," IEEE Trans. Computers, vol. 44, pp. 1223-1235, Oct. 1995.
8. R. Saavedra and A. Smith, "Analysis and Benchmark Characteristics and Benchmark Performance Prediction," ACM Trans. Computer Systems, vol. 14, pp. 344-384, Nov. 1996.
9. D. Ofelt and J. Hennessy, "Efficient Performance Prediction for Modern Microprocessors," in Proc. SIGMETRICS, pp. 229-239, 2000.
10. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 3rd ed., 2002.
11. A. Ailamaki, D. DeWitt, M. Hill, and D. Wood, "DBMSs on a Modern Processor: Where Does Time Go?," in Proc. VLDB, pp. 266-277, Sept. 1999.
12. C. Cascaval, L. DeRose, and D. Padua, D. Reed, "Compile-time Based Performance Prediction," in Proc. LCPC Workshop, pp. 365-379, Aug. 1999.
13. S. Ghosh, M. Martonosi, and S. Malik, "Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity," in Proc. ASPLOS, pp. 228-239, Oct. 1998.
14. D. Sorin, V. Pai, S. Adve, M. Vernon, and D. Wood, "Analytic Evaluation of Shared-Memory Systems with ILP Processors," in Proc. ISCA, pp. 380-391, June 1998.
15. R. Jin and G. Agrawal, "Performance Prediction for Random Write Reductions: A Case Study in Modeling Shared Memory Programs," in Proc. SIGMETRICS, pp. 117-128, June 2002.
16. R. Bryant and D. O'Hallaron, Computer Systems: A Programmer's Perspective. Prentice Hall, 2002.
17. C. Hristea, D. Lenoski, and J. Keen, "Measuring Memory Hierarchy Performance of Cache-Coherent Multiprocessors Using Micro Benchmarks," in Proc. ICS, pp. 1-12, Nov 1997.
18. T. Stricker and T. Gross, "Optimizing Memory System Performance for Communication in Parallel Computers," in Proc. ISCA, pp. 308-319, June 1995.
19. C. Ding and K. Kennedy, "Memory Bandwidth Bottleneck and its Amelioration by a Compiler," in Proc IPDPS, pp. 181-190, 2000.
20. L. McVoy and C. Staelin, "LMbench - Tools for Performance Analysis." http://www.bitmover.com/lmbench/.
21. J. McCalpin, "STREAM Sustainable Memory Bandwidth in High Perf. Computers." http://www.cs.virginia.edu/stream.
22. T. Stricker and T. Gross, "Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems," in Proc. HPCA, pp. 168-180, Feb. 1997.
23. T. Stricker and C. Kurmann, "ECT memperf - Extended Copy Transfer Characterization." http://www.cs.inf.ethz.ch/CoPs/ECT/.
24. T. Conte and C. Gimarc, Fast Simulation of Computer Architectures. Kluwer Academic Publishers, 1995.
25. "Shade." http://www.sun.com/microelectronics/shade/.
26. A. Badawy, A. Aggarwal, D. Yeung, and C. Tseng, "Evaluating the Impact of Memory System Performance on Software Prefetching and Locality Optimizations," in Proc. ICS, pp. 486-500, June 2001.
27. D. Agarwal, W. Liu, and D. Yeung, "Exploiting Application-Level Information to Reduce Memory Bandwidth Consumption," in Proc. 4th Workshop on Complexity-Effective Design, June 2003.
28. "SMV." http://www-2.cs.cmu.edu/bwolen/software/.
29. B. Yang, R. Bryant, D. O'Hallaron, A. Biere, O. Coudert, G. Janssen, R. Ranjan, and F. Somenzi, "A Performance Study of BDD-Based Model Checking," in FMCAD'98, pp. 255-289, Nov. 1998.
30. V. Schuppan and A. Biere, "A Simple Verification of the Tree Identify Protocol with SMV," in Proc. IEEE 1394 (FireWire) Workshop, pp. 31-34, March 2001.
31. B. Brooks, R. Bruccoleri, B. Olafson, D. States, S. Swaminathan, and M. Karplus, "CHARMM: A Program for Macromolecular Energy, Minimization, and Dynamics Calculations," Comp. Chem., no. 4, pp. 87-217, 1983.
32. "NS-2 Network Simulator." http://www.isi.edu/nsnam/ns/.