Evaluating the impact of memory system performance on software prefetching and locality optimizations

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2001, Pages 486-500

  Badawy, A H A ^a   Aggarwal, A ^a   Yeung, D ^a   Tseng, C W ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BANDWIDTH; CODES (SYMBOLS); COMPUTER SIMULATION; OPTIMIZATION; PROGRAM PROCESSORS; RESPONSE TIME (COMPUTER SYSTEMS); SOFTWARE ENGINEERING;

MEMORY SYSTEMS; SOFTWARE PREFETCHING;

DIGITAL STORAGE;

EID: 0034832647     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/377792.377906     Document Type: Conference Paper

References (46)

1. Memory hierarchy management for iterative graph structures
2. Cache-conscious data placement
3. Software prefetching
4. Early experiences with Olden
5. An effective programmable prefetch engine for on-chip caches
6. Effective hardware-based data prefetching for high-performance processors
7. Compiler optimization technique for data cache prefetching using a small CAM array
8. Cache-conscious structure layout
9. A programmable hardware prefetch architecture for numerical loops
10. Tile size selection using cache organization and data layout
11. Communication optimizations for irregular scientific computations on distributed memory architectures
12. Improving cache performance of dynamic applications with computation and data layout transformations
13. Data prefetching in multiprocessor vector cache memories
14. Stride directed prefetching in scalar processors
15. Cache miss equations: An analytical representation of cache misses
16. A comparison of locality transformations for irregular codes
17. Improving locality for adaptive irregular codes
18. Prefetching using Markov predictors
19. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
20. A prefetching technique for irregular accesses to linked data structures
21. An architecture for software-controlled data prefetching
22. The cache performance and optimizations of blocked algorithms
23. Compiler and software distributed shared memory support for irregular applications
24. Compiler-based prefetching for recursive data structures
25. Improving data locality with loop transformations
26. Examination of a memory access classification scheme for pointer-intensive and numeric programs
27. Improving memory hierarchy performance for irregular applications
28. Localizing non-affine array references
29. Tolerating latency in multiprocessors through compiler-inserted prefetching
30. Tolerating latency through software-controlled prefetching in shared-memory multiprocessors
31. Design and evaluation of a compiler algorithm for prefetching
32. Evaluating stream buffers as a secondary cache replacement
33. Augmenting loop tiling with data alignment for improved cache performance
34. Data transformations for eliminating conflict misses
35. A comparison of compiler tiling algorithms
36. Tiling optimizations for 3d scientific computations
37. Supporting dynamic data structures on distributed memory machines
38. Dependence based prefetching for linked data structures
39. Effective jump-pointer prefetching for linked data structures
40. The combined effectiveness of unimodular transformations, tiling, and software prefetching
41. New tiling techniques to improve cache temporal locality
42. Streaming prefetch
43. A data locality optimizing algorithm
44. Hitting the memory wall: Implications of the obvious