-
4
-
-
0025558645
-
Efficient implementation of a BDD package
-
June
-
Brace, K., Rudell, R., and Bryant, R. E. Efficient implementation of a BDD package. In Proceedings of the 27th ACM/IEEE Design Automation Conference (June 1990), pp. 40-45.
-
(1990)
In Proceedings of the 27Th ACM/IEEE Design Automation Conference
, pp. 40-45
-
-
Brace, K.1
Rudell, R.2
Bryant, R.E.3
-
5
-
-
0024913805
-
Combinational profiles of sequential benchmark circuits
-
May
-
Brglez, F., Bryan, D., and Kozmiski, K. Combinational profiles of sequential benchmark circuits. In 1989 International Symposium on Circuits And Systems (May 1989), pp. 1924-1934.
-
(1989)
In 1989 International Symposium on Circuits and Systems
, pp. 1924-1934
-
-
Brglez, F.1
Bryan, D.2
Kozmiski, K.3
-
6
-
-
0002609165
-
A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran
-
Partially described in F. Brglez, P. Pownall, R. Hum. Accelerated ATPG and Fault Grading via Testability Analysis. In 1985 International Symposium on circuits and Systems, June
-
Brglez, F., and Fujiwara, H. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In 1985 International Symposium on Circuits And Systems (June 1985). Partially described in F. Brglez, P. Pownall, R. Hum. Accelerated ATPG and Fault Grading via Testability Analysis. In 1985 International Symposium on circuits and Systems, pages 695-698, June 1985.
-
(1985)
1985 International Symposium on Circuits and Systems (June 1985)
, pp. 695-698
-
-
Brglez, F.1
Fujiwara, H.2
-
7
-
-
0022769976
-
Graph-based algorithms for Boolean function manipulation
-
August
-
Bryant, R. E. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers C-35, 8 (August 1986), 677-691.
-
(1986)
IEEE Transactions on Computers C-35
, vol.8
, pp. 677-691
-
-
Bryant, R.E.1
-
8
-
-
0026913667
-
Symbolic Boolean manipulation with ordered binary decision diagrams
-
September
-
Bryant, R. E. Symbolic Boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys 24, 3 (September 1992), 293-318.
-
(1992)
ACM Computing Surveys
, vol.24
, Issue.3
, pp. 293-318
-
-
Bryant, R.E.1
-
10
-
-
0028413136
-
Symbolic model checking for sequential circuit verification
-
April
-
Burch, J. R., Clarke, E. M., Long, D. E., McMillan, K. L., and Dill, D. L. Symbolic model checking for sequential circuit verification. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 13, 4 (April 1994), 401-424.
-
(1994)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.13
, Issue.4
, pp. 401-424
-
-
Burch, J.R.1
Clarke, E.M.2
Long, D.E.3
McMillan, K.L.4
Dill, D.L.5
-
11
-
-
0000531015
-
Verification of sequential ma- chines using Boolean functional vectors
-
November
-
Coudert, O., Berthet, C., and Madre, J. C. Verification of sequential ma- chines using Boolean functional vectors. In Proceedings of the IFIP International Workshop on Applied Formal Methods for Correct VLSI Design (November 1989), pp. 179-196.
-
(1989)
Proceedings of the IFIP International Workshop on Applied Formal Methods for Correct VLSI Design
, pp. 179-196
-
-
Coudert, O.1
Berthet, C.2
Madre, J.C.3
-
13
-
-
0343284285
-
-
Digital Paris Research Lab, December
-
Coudert, O., Madre, J. C., and Touati, H. TiGeR Version 1.0 User Guide. Digital Paris Research Lab, December 1993.
-
(1993)
Tiger Version 1.0 User Guide
-
-
Coudert, O.1
Madre, J.C.2
Touati, H.3
-
14
-
-
84893543559
-
-
University of Eindhoven. Anonymous FTP address
-
Janssen, G. The Eindhoven BDD Package. University of Eindhoven. Anonymous FTP address: ftp://ftp.ics.ele.tue.nl/pub/users/geert/bdd.tar.gz.
-
The Eindhoven BDD Package
-
-
Janssen, G.1
-
15
-
-
0030717809
-
And memory in BDDs
-
June
-
Manne, S., Grunwald, D., and Somenzi, F. Remembrance of things past: Locality and memory in BDDs. In Proceedings of the 34th ACM/IEEE Design Automation Conference (June 1997), pp. 196-201.
-
(1997)
Remembrance of Things Past: Locality
, pp. 196-201
-
-
Manne, S.1
Grunwald, D.2
Somenzi, F.3
-
17
-
-
0025531771
-
Shared binary decision diagram with attributed edges for efficient Boolean function manipulation
-
June
-
Minato, S., Ishiura, N., and Jajima, S. Shared binary decision diagram with attributed edges for efficient Boolean function manipulation. In Proceedings of the 27th ACM/IEEE Design Automation Conference (June 1990), pp. 52-57.
-
(1990)
In Proceedings of the 27Th ACM/IEEE Design Automation Conference
, pp. 52-57
-
-
Minato, S.1
Ishiura, N.2
Jajima, S.3
-
18
-
-
0026175108
-
Breadth-first manipulation of SBDD of Boolean functions for vector processing
-
June
-
Ochi, H., Ishiura, N., and Yajima, S. Breadth-first manipulation of SBDD of Boolean functions for vector processing. In Proceedings of the 28th ACM/IEEE Design Automation Conference (June 1991), pp. 413-416.
-
(1991)
In Proceedings of the 28Th ACM/IEEE Design Automation Conference
, pp. 413-416
-
-
Ochi, H.1
Ishiura, N.2
Yajima, S.3
-
19
-
-
0027795477
-
Breadth-first manipulation of very large binary-decision diagrams
-
November
-
Ochi, H., Yasuoka, K., and Yajima, S. Breadth-first manipulation of very large binary-decision diagrams. In Proceedings of the International Conference on Computer-Aided Design (November 1993), pp. 48-55.
-
(1993)
Proceedings of the International Conference on Computer-Aided Design
, pp. 48-55
-
-
Ochi, H.1
Yasuoka, K.2
Yajima, S.3
-
20
-
-
0007425644
-
-
University of California, Berkeley, CA, June
-
Ranjan, R. K., and Sanghavi, J. CAL-2.0: Breadth-first manipulation based BDD library. Public software. University of California, Berkeley, CA, June 1997. http://www-cad.eecs.berkeley.edu/Research/cal_bdd/.
-
(1997)
CAL-2.0: Breadth-First Manipulation Based BDD Library. Public Software
-
-
Ranjan, R.K.1
Sanghavi, J.2
-
21
-
-
0029708239
-
High performance BDD package based on exploiting memory hierarchy
-
June
-
Ranjan, R. K., Sanghavi, J. V., Brayton, R. K., and Sangiovanni- Vincentelli, A. High performance BDD package based on exploiting memory hierarchy. In Proceedings of the 33rd ACM/IEEE Design Automation Conference (June 1996), pp. 635-640.
-
(1996)
In Proceedings of the 33Rd ACM/IEEE Design Automation Conference
, pp. 635-640
-
-
Ranjan, R.K.1
Sanghavi, J.V.2
Brayton, R.K.3
Sangiovanni- Vincentelli, A.4
-
24
-
-
0003934798
-
-
Tech. Rep. UCB/ERL M92/41, Electronics Research Lab, University of California, May
-
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Sal- danha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni Vincentelli, A. L. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41, Electronics Research Lab, University of California, May 1992.
-
(1992)
SIS: A System for Sequential Circuit Synthesis
-
-
Sentovich, E.M.1
Singh, K.J.2
Lavagno, L.3
Moon, C.4
Murgai, R.5
Sal- Danha, A.6
Savoj, H.7
Stephan, P.R.8
Brayton, R.K.9
Sangiovanni Vincentelli, A.L.10
-
25
-
-
0004000699
-
-
Public software. University of Colorado, Boulder, CO, April
-
Somenzi, F. CUDD: CU decision diagram package. Public software. University of Colorado, Boulder, CO, April 1997. http://vlsi.colorado.edu/~fabio/.
-
(1997)
CUDD: CU Decision Diagram Package
-
-
Somenzi, F.1
-
26
-
-
0032218635
-
Space- and time-efficient BDD construction via working set control
-
Feb
-
Yang, B., Chen, Y.-A., Bryant, R. E., and O'Hallaron, D. R. Space- and time-efficient BDD construction via working set control. In 1998 Proceedings of Asia and South Pacific Design Automation Conference (Feb 1998), pp. 423-432.
-
(1998)
In 1998 Proceedings of Asia and South Pacific Design Automation Conference
, pp. 423-432
-
-
Yang, B.1
Chen, Y.-A.2
Bryant, R.E.3
O'hallaron, D.R.4
|