A new three-piece driver model with RLC interconnect load

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E88-A, Issue 8, 2005, Pages 2206-2215

  Vakati, Lakshmi K ^a   Muchherla, Kishore K ^a   Wang, Janet M ^a,b  

^a UNIVERSITY OF ARIZONA   (United States)

^b University of Arizona   (United States)

Author keywords

Effective capacitance; Inductance criteria; Interconnect model; Multi ramp driver model

Indexed keywords

BIT ERROR RATE; ELECTRIC LOADS; INDUCTANCE; MATHEMATICAL MODELS; NONLINEAR SYSTEMS;

EFFECTIVE CAPACITANCE; INDUCTANCE CRITERIA; INTERCONNECT MODEL; MULTI-RAMP DRIVER MODEL;

INTERCONNECTION NETWORKS;

EID: 26044452412     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e88-a.8.2206     Document Type: Conference Paper

References (31)

1. K. Agarwal, D. Sylvester, and D. Blaauw, "An effective capacitance based driver output model for on-chip RLC interconnects," Design Automation Conference, pp.376-381, 2003.
2. R. Arunachalam, F. Dartu, and L.T. Pileggi, "CMOS gate delay models for general RLC loading," Int. Conf. Computer Design, pp.224-229, 1997.
3. A. Deutsch, G.V. Kopcsay, P.J. Restle, H.H. Smith, G. Katopis, W.D. Becker, P.W. Coteus, C.W. Surovic, B.J. Rubin, R.P. Dunne, Jr., T. Gallo, K.A. Jenkins, L.M. Terman, R.H. Dennard, G.A. Sai-Halasz, B.L. Krauter, and D.R. Knebel, "When are transmission line effects important for on-chip interconnections?," IEEE Trans. Microw. Theory Tech., vol.45, no.10, pp.1836-1846, Oct. 1997.
4. S. Lin and E.S. Kuh, "Pade approximation applied to lossy transmission line circuit simulation," Int. Symp. Circuits and Systems, pp.93-96, 1992.
5. S. Lin, N. Chang, and O.S. Nakagawa, "Quick on-chip self and mutual inductance screen," Int. Symp. Quality Electronic Design, pp.513-520, 2000.
6. C.V. Kashyap and B.L. Krauter, "A realizable driving point model for on-chip interconnect with inductance," Design Automation Conference, pp. 190-195, 2000.
7. B. Krauter, S. Mehrotra, and V. Chandramouli, "Including inductive effects in interconnect timing analysis," Custom Integrated Circuits Conference, pp.445-452, 1999.
8. Y. Ismail, E. Friedman, and J. Neves, "Performance criteria for evaluating the importance of on-chip inductance," Int. Symp. Circuits and Systems, pp.244-247, 1998.
9. J. Qian, S. Pullela, and L.T. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.13, no. 12, pp. 1526-1535, Dec. 1994.
10. P.R. O'Brien and T.L. Savarino, "Modeling the driving point characteristic of resistive interconnect for accurate delay estimation," Int. Conf. Computer Aided Design, pp.512-515, 1989.
11. F. Dartu, N. Menezes, and L.T. Pileggi, "Performance computation for pre-characterized CMOS gates with RC loads," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.15, no.5, pp.544-553, May 1996.
12. L.T. Pillage and R. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.9, no.4, pp.352-366, April 1990.
13. A. Deutsch, H. Smith, G.A. Katopis, W.D. Becker, P.W. Coteus, C.W. Surovic, G.V. Kopcsay, B.J. Rubin, R.P. Dunne, T. Gallo, D.R. Knebel, B.L. Krauter, L.M. Terman, G.A. Sai-Halasz, and P.J. Reslte, "The importance of inductance and inductive coupling for on-chip wiring," Proc. IEEE 6-th Electrical Performance of Electronic Packaging, pp.53-56, Oct. 1997,
14. E.E. Davidson, B.D. McCredie, and W.V. Vilkelis, "Long lossy lines and their impact upon chip performance," IEEE Trans. Compon. Packag., Manuf. Technol., vol.20, no.4, pp.361-375, Nov. 1997.
15. L. He, N. Chang, S. Lin, and S. Nakagawa, "An efficient inductance modeling for on-chip interconnect," CICC, May 1999.
16. S. Lin and E.S. Kuh, "Transient simulation of lossy interconnect," Proc. 29th ACM/IEEE Design Automation Conf., pp.81-86, June 1990.
17. B. Krauter, R. Gupta, J. Willis, and L.T. Pillage, "Transmission line synthesis," Int. Proc. 32nd ACM/IEEE Design Automation Conf., pp.358-363, June 1995.
18. A. Deutsch, G.V. Kopcsay, V.A. Ranieri, J.K. Cataldo, E.A. Galligan, W.S. Graham, R.P. McGouey, S.L. Nunes, J.R. Paraszczak, J.J. Ritsko, R.J. Serino, D.Y. Shih, and J.S. Wilczynski, "High speed signal propagation on lossy transmission lines," IBM J. Res. Dev., vol.34, no.4, pp.601-615, July 1990.
19. J.R. Griffith and M.S. Nakhla, "Time-domain analysis of lossy coupled transmission lines," IEEE Trans. Microw. Theory Tech., vol.MTT-38, no. 10, pp. 1480-1487, Oct. 1990.
20. N. Gopal, D.P. Neikirk, and L.T. Pillage, "Evaluation of on-chip interconnect using moment matching," Proc. Int. Conf. Computer Aided Design, Nov. 1991.
21. F. Dartu, N. Menezes, J. Qian, and L.T. Pillage, "A gate-delay model for high speed CMOS circuits," Proc. 31st ACM/IEEE Design Automation Conf., pp.576-580, 1994.
22. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2002. update http://public.itrs.net
23. J.F. Croix and D.F. Wong, "Blade and razor: Cell and interconnect delay analysis using current based model," Proc. Design Automation Conference, pp.386-389, 2003.
24. P.R. O'Brien and T.L. Savarino, "Efficient on-chip delay estimation for leaky models of multiple-source nets," Proc. Custom Integrated Circuits Conference, pp.9.6/1-9.6/4, 1990.
25. A.B. Kahng and S. Muddu, "New efficient algorithms for computing effective capacitance," Proc. International Symposium on Physical Design, pp.147-151, 1998.
26. M. Rewienski and J. White, "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices," Proc. ACM/IEEE ICCAD, 2001.
27. J. Phillips, L. Daniel, and M. Silveira, "Guaranteed passive balancing transformations for model order reduction," Proc. Design Automation Conference, pp.52-57, 2002.
28. P. Feldmann and R.W. Freund, "Efficient linear analysis by Pade approximation via Lanczos process," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.14, no.5, pp.639-649, May 1995.
29. A. Odabasioglu, M. Celik, and L.T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.17, no.8, pp.645-654, Aug. 1998.
30. Q. Yu, J.M. Wang, and E.S. Kuh, "Passive multipoint moment matching model order reduction algorithm on multiport distributed interconnect networks," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.46, no.1, pp.140-160, Jan. 1999.
31. G.R. Cooper and C.D. McGillem, Probabilistic Methods in Signal and System Analysis, Oxford Series, 1998.