Structural FSM traversal

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 5, 2004, Pages 598-619

  Stoffel, Dominik ^a   Wedler, Markus ^a   Warkentin, Peter ^b   Kunz, Wolfgang ^a  

^a University of Koblenz Landau   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

Equivalence checking; Finite state machine (FSM); Formal hardware verification; Reachability analysis; Retiming; Sequential circuits; Structural techniques

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; DATA STRUCTURES; EQUIVALENT CIRCUITS; ITERATIVE METHODS; OPTIMIZATION;

FINITE STATE MACHINE (FSM); REACHABILITY ANALYSIS; RETIMING; STRUCTURAL TECHNIQUES;

SEQUENTIAL CIRCUITS;

EID: 2542469763     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.826552     Document Type: Article

References (30)

1. O. Coudert, C. Berthet, and J.-C. Madre, "Verification of synchronous sequential machines based on symbolic execution." Lecture Notes Comput. Sci., vol. 407, pp. 365-373, June 1989.
2. K. McMillan, Symbolic Model Checking. Norwell, MA: Kluwer, 1993.
3. R. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C-35, pp. 677-691, Aug. 1986.
4. W. Kunz, "An efficient tool for logic verification based on recursive learning," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 538-543.
5. D. Brand, "Verification of large synthesized designs," in Proc. Int. Conf. Computer-Aided Design, 1993, pp. 534-537.
6. S. Reddy, W. Kunz, and D. Pradhan, "A novel verification framework combining structural and OBDD methods in a synthesis environment," in Proc. Design Automation Conf., June 1995, pp. 414-419.
7. J. Jain, R. Mukherjee, and M. Fujita, "Advanced verification techniques based on learning," in Proc. 32nd ACM/IEEE Design Automation Conf., June 1995, pp. 420-426.
8. Y. Matsunaga, "An efficient equivalence checker for combinational circuits," in Proc. Design Automation Conf., June 1996, pp. 629-634.
9. A. Kühlmann and F. Krohm, "Equivalence checking using cuts and heaps," in Proc. Design Automation Conf., Nov. 1997, pp. 263-268.
10. D. Paul, M. Chatterjee, and D. K. Pradhan, "VERELAT: Verification using logic augmentation and transformation," IEEE Trans. Computer-Aided Design, vol. 19, pp. 1041-1051, Sept. 2000.
11. D. Stoffel and W. Kunz, "Record & play: A structural fixed point iteration for sequential circuit verification," in Proc. Int. Conf. Computer-Aided Design, Nov. 1997, pp. 394-399.
12. S. Huang, K. Cheng, K. Chen, and U. Gläser, "An ATPG-based framework for verifying sequential equivalence," in Proc. Intl. Test Conf., 1996.
13. C. van Eijk, "Sequential equivalence checking without state space traversal," in Proc. Conf. Design, Automation Test Eur., Paris, France, Mar. 1998, pp. 618-623.
14. P. Bjesse and K. Claessen, "SAT-based verification without state space traversal," in Proc. Int. Conf. Formal Methods Computer-Aided Design, Nov. 2000, pp. 372-389.
15. A. Biere, A. Cimatti, E. Clarke, and Y. Zhu. (1999) Symbolic model checking without BDDs. Lecture Notes Comput. Sci. [Online], pp. 193-207. Available: http://citeseer.nj.nec.com/article/biere99symbolic.html
16. M. Mneimneh and K. Sakallah, "SAT-based sequential depth computation," presented at the 1 st Int. Workshop Constraints Formal Verification, Ithaca, NY, Sept. 2002.
17. J. Baumgartner, A. Kuehlmann, and J. Abraham, "Property checking via structural analysis," in Proc. 14th Int. Conf. Computer-Aided Verification, vol. 2404. Copenhagen, Denmark, May 2002, pp. 151-165.
18. D. Stoffel, "Formal verification of sequential circuits using reasoning techniques," Ph.D. dissertation, Johann Wolfgang Goethe-Universität, Frankfurt am Main, Germany, 1999, http://www.eis.eit. uni-kl.de, submitted for publication.
19. C. Pixley, "A theory and implementation of sequential hardware equivalence." IEEE Trans. Computer-Aided Design, vol. 11, pp. 1469-1478, Dec. 1992.
20. C. Pixley, V. Singhal, A. Aziz, and R. K. Brayton, "Multi-level synthesis for safe-replaceability," in Proc. Int. Conf. Computer-Aided Design, 1994, pp. 442-449.
21. S. Huang, K. Cheng, K. Chen, and U. Gläser, "On verifying the correctness of retimed circuits," in Proc. Great Lakes Symp. VLSI, 1996, pp. 277-280.
22. S. Huang, K. Cheng, K. Chen, C. Huang, and F. Brewer, "AQUILA: An equivalence checking system for large sequential designs," in IEEE Trans. Comput., May 2000, vol. 49, pp. 443-464.
23. W. Kunz and F. Somenzi, Reasoning in Boolean Networks - Logic Synthesis and Verification Using Testing Techniques. Norwell, MA: Kluwer, 1997.
24. G. D. Hachtel, D. Stoffel, A. Pardo, and F. Somenzi, "Markovian analysis of large finite state machines," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1479-1493, Dec. 1996.
25. J. G. Kerneny and J. L. Snell, Finite Markov Chains. New York: Springer-Verlag, 1976.
26. G. D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms. Norwell, MA: Kluwer, 1996.
27. M. Mneimneh and K. Sakallah, "REVERSE: Efficient sequential verification for retiming," in Proc. IEEE/ACM Int. Workshop Logic Synthesis, Laguna Beach, CA, May 2003, pp. 133-139.
28. M. Wedler, D. Stoffel, and W. Kunz, "Improving structural FSM traversal by constraint-satisfying logic simulation," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, Pittsburgh, PA, Apr. 2002, pp. 151-158.
29. M. K. Ganai, A. Aziz, and A. Kuehlmann, "Enhancing simulation with BDDs and ATPG," in Proc. Design Automation Conf., 1999, pp. 385-390.
30. H. Fujiwara and T. Shimono, "FAN: A fanout-oriented test pattern generation algorithm," in Proc. IEEE Int. Symp. Circuits Syst., June 1985, pp. 671-674.