The midlifekicker microarchitecture evaluation metric

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2005, Pages 92-97

  Vassiliadis, Stamatis ^a   Sousa, Leonel ^b   Gaydadjiev, Georgi N ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b INESC ID   (Portugal)

Author keywords

ILP; Microarchitecture; Pipeline

Indexed keywords

CYCLE TIME; CYCLES PER INSTRUCTION (CPI); DESIGN PROCESS; MICROARCHITECTURE;

LOGIC DESIGN; TECHNOLOGY;

COMPUTER ARCHITECTURE;

EID: 24944538110     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2005.62     Document Type: Conference Paper

References (12)

1. Papi. http://icl.cs.utk.edu/projects/papi.
2. AMD. Athlon Processor x86 Code Optimization: Processor Microarchitecture (App A) and Pipeline and Execution Unit Resource Overview (App. B), September 2000.
3. G. Blaauw and F. Brooks Jr. Computer Architecture. Addison-Wesley, One Jacob Way, 1997.
4. R. Colwell and R. Steck. A 0.6 micron bicmos processor with dynamic execution. In Proc. IEEE Int. Solid-state Circuits Conf., 1994.
5. D. Haris. Skew-Tolerant Circuit Design. Morgan Kaufman, 340 Pine Street, SF, 2001.
6. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyler, and P. Roussel. The microarchitecture of the pentium 4 processor. Intel Technology Journal, Ql 2001.
7. M. S. Hrishikesh, N. P. Jouppi, K. I. Farkas, D. Burger, S. W. Keckler, and P. Shivakumar. The optimum logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proc. of the 29th Annual International Symposium on Computer Architecture, pages 14-24, 2002.
8. N. Kurd, J. Barkatullah, R. Dizon, T. Fletcher, and P. Madland. Multi-ghz clocking scheme for intel(r) pentium(r) 4 microprocessor. In Proc. of the International Solid-state Circuits Conference, pages 404-405, 2001.
9. J. Shen and M. Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill, 1st edition, 2003.
10. L. Sousa, S. Vassiliadis, and G. Gaydadjiev. Experimental Characterization of IA-32 Microarchitectures. Technical report, Computer Engineering, TU Delft, 2004.
11. E. Sprangle and D. Carmean. Increasing processor performance by implementing deeper pipelines. In Proc. of the 29th Annual International Symposium on Computer Architecture, pages 25-34, 2002.
12. B. Sprunt. The basis of performance-monitoring hardware. IEEE Micro, pages 64-71, July 2002.