Multiple-valued logic approach for a systolic AB2 circuit in galois field

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2005, Pages 88-93

  Abu Khader, Nabil ^a   Siy, Pepe ^a  

^a Wayne State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; ERROR CORRECTION; PUBLIC KEY CRYPTOGRAPHY;

GALOIS FIELDS; QUATERNARY FIELDS; SYSTOLIC ARCHITECTURE;

LOGIC CIRCUITS;

EID: 24644445509     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. W. W. Peterson, E. J. Weldon, Error-Correcting Codes, MIT Press, Cambridge, MA, 1972.
2. m)," Integration, the VLSI Journal, Vol. 35, Issue 1, June 2003, pp. 11-24.
3. m) using low-complexity systolic architecture," IEE Proc. Circuits Devices Syst., Vol. 150, No. 2, April 2003.
4. M. R. Schroeder, Number Theory In Science and Communication, 2nd Edition, Springer-Verlag, 1986.
5. B. Sunar, E. Savas, C. K. Koc, "Constructing composite field representations for efficient conversion, " IEEE Transactions on computers, Volume 52, Issue 11, Nov. 2003, pp. 1391-1398.
6. T. Shibata, and T. Ohmi, "Neuron MOS voltage-mode circuit technology for multiple-valued logic, " IEICE Trans. Electronics, Vol. E76-C, No. 3, March 1993, pp. 347-356.
7. A. Srivastava, and H. N. Venkata, "Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETs, " Integration, the VLSI Journal, Vol. 36, Issue 3, October 2003, pp. 87-101.
8. m) using neuron MOSFETs," IEEE proc. ISMVL, May 1996, pp. 92-96.