An efficient and robust method for ring-oscillator simulation using the harmonic-balance method

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 8, 2005, Pages 1225-1233

  Duan, Xiaochun ^a   Mayaram, Kartikeya ^a  

^a Oregon State University   (United States)

Author keywords

Frequency domain simulation; Harmonic balance method; Oscillator simulation; Periodic steady state analysis; Ring oscillators

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; FOURIER TRANSFORMS; FREQUENCY DOMAIN ANALYSIS; MATHEMATICAL MODELS; WAVEFORM ANALYSIS;

FREQUENCY-DOMAIN SIMULATION; HARMONIC BALANCE METHOD; OSCILLATOR SIMULATION; PERIODIC STEADY-STATE ANALYSIS; RING OSCILLATORS;

OSCILLATORS (ELECTRONIC);

EID: 23744504622     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.850803     Document Type: Article

References (14)

1. A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790-804, Jun. 1999.
2. K. S. Kundert, J. K. White, and A. Sangiovanni-Vincentelli, Steady-State Methods for Simulating Analog and Microwave Circuits. Boston, MA: Kluwer, 1990.
3. W. Anzill and P. Russer, "A general method to simulate noise in oscillators based on frequency domain techniques," IEEE Trans. Microw. Theory Tech., vol. 41, no. 12, pp. 2256-2263, Dec. 1993.
4. A. Demir, A. Mehrotra, and J. Roychowdhury, "Phase noise in oscillators: A unifying theory and numerical methods for characterization, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 47, no. 5, pp. 655-674, May 2000.
5. D. Long, R. C. Melville, K. Ashby, and B. Horton, "Full-chip harmonic balance," in Custom Integrated Circuits Conf., Santa Clara, CA, May 1997, pp. 379-382.
6. E. Ngoya, A. Suarez, R. Sommet, and R. Quere, "Steady state analysis of free or forced oscillators by harmonic balance and stability investigation of periodic and quasi-periodic regimes," Int. J. Microw. Millim.-Wave Comput.-Aided Eng., vol. 5, no. 3, pp. 210-233, Mar. 1995.
7. M. Gourary, S. Ulyanov, M. Zharov, S. Rusakov, K. K. Gullapalli, and B. J. Mulvaney, "Simulation of high-Q oscillators," in IEEE/ACM Int. Conf. on Computer-Aided Design, San Jose, CA, Nov. 1998, pp. 162-169.
8. _, "A robust and efficient oscillator analysis technique using harmonic balance," Comput. Methods Appl. Mech. Eng., vol. 181, no. 4, pp. 451-466, Jan. 2000.
9. R. J. Betancourt-Zamora and T. H. Lee, "Low phase noise CMOS ring oscillator VCOs for frequency synthesis," in 2nd Int. Workshop Design Mixed-Mode Integrated Circuits, Guantajo, Mexico, Jul. 1998, pp. 37-40.
10. A. Hajimiri and T. H. Lee, Design of Low Noise Oscillators. Boston, MA: Kluwer, 1999.
11. J. Maneatis and M. Horowitz, "Precise delay generation using coupled oscillators," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
12. J. Lee and B. Kim, "A low-noise fast-lock phase-looked loop with adaptive bandwidth control," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, Aug. 2000.
13. R. Prasun, "A 0.6-1.2 V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process," in Symp. Very Large Scale Integrated Circuits (VLSI), Waikiki, HI, Jun. 2004, pp. 232-235.
14. L. Yang and C.-J. R. Shi, "FROSTY: A fast hierarchy extractor for industrial CMOS circuits," in IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2003, pp. 741-746.