Frosty: A Fast Hierarchy Extractor for Industrial CMOS Circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 741-746

  Yang, Lei ^a   Richard Shi, C J ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL CONNECTED COMPONENTS (CCC); CIRCUIT GRAPHS; STRUCTURAL RECOGNITION;

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER PROGRAM LISTINGS; GATES (TRANSISTOR); INTEGER PROGRAMMING; INTEGRATED CIRCUIT LAYOUT; INTERCONNECTION NETWORKS; LOGIC CIRCUITS; LOGIC GATES; MICROPROCESSOR CHIPS; PATTERN MATCHING; PROGRAM PROCESSORS; TRANSISTORS;

CMOS INTEGRATED CIRCUITS;

EID: 0346148445     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. T. Watanabe, M. Endo, and N. Miyahara, "A new automatic logic interconnection verification system for VLSI design", IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. CAD-2, no. 2, pp. 70-76, 1982.
2. M. S. Abadir and J. Ferguson, "An improved layout verification algorithm (LAVA)", Proc. European Design Automation Conference, pp. 391-395, 1990.
3. T. J. Thatcher and R. A. Saleh, "Automatic partitioning and dynamic mixed-mode simulation", Proc. IEEE Custom Integrated Circuits Conference, pp. 12.7.1-12.7.4, 1992.
4. S. Kundu, "GateMaker: A transistor to gate level model extractor for simulation, automatic test pattern generation and verification", Proc. of International Test Conference, pp. 372-381, 1998.
5. M. Boehner, "LOGEX - an automatic logic extractor from transistor to gate level for CMOS technology", Proc. IEEE/ACM Design Automation Conference, pp. 517-522, 1988.
6. A. Lester, P. Bazargan-Sabet and A. Greiner, "YAGLE, a second generation functional abstractor for CMOS VLSI circuits", Proc. of the Tenth International Conference on Microelectronics, pp. 265-268, 1998.
7. F. Luellau, T. Hoepken and E. Barke, "A technology independent block extraction algorithm", Proc. IEEE/ACM Design Automation Conference, pp. 610-615, 1984.
8. G. Pelz and U. Roettcher, "Pattern matching and refinement hybrid approach to circuit comparison", IEEE Transactions on Computer-Aided Design, pp. 264-275, vol. 13, no. 2, Feb. 1994.
9. M. Ohlrich, C. Ebeling and E. Ginting, "SubGemini: Identifying subcircuits using a fast subgraph isomorphism algorithm", Proc. IEEE/ACM Design Automation Conference, pp. 31-37, 1993.
10. N. Rubanov, "SubIslands: The probabilistic match assignment algorithm for subcircuit recognition", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 26-38, Jan. 2003.