Preventing crosstalk delay using Fibonacci representation

Proceedings of the IEEE International Conference on VLSI Design

Volumn 17, Issue , 2004, Pages 685-688

  Mutyam, Madhu ^a  

^a INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; LARGE SCALE SYSTEMS; SIGNAL PROCESSING; SWITCHES; WIRE;

CODEWORDS; COUPLING CAPACITANCE; CROSSTALK DELAY;

CROSSTALK;

EID: 2342530975     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. A. Apostolico and A.S. Fraenkel, "Robust Transmission of Unbounded Strings Using Fibonacci Representations," IEEE Transactions on Information Theory, IT-33, pp. 238-245, 1987.
2. H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990.
3. A.S. Fraenkel, "Systems of Numeration," The American Mathematical Monthly, vol. 92, pp. 105-114, 1985.
4. A.S. Fraenkel and S.T. Klein, "Novel Compression of Sparse Bit-Strings," Combinatorial Algorithms on Words, NATO ASI Series Vol. F12, Springer Verlag, Berlin, pp. 169-183, 1985.
5. L. Gal, "On-Chip Crosstalk - The New Signal Integrity Challenge," Proceedings. IEEE Conference on Custom Integrated Circuits (CICC'95), pp. 251-254, 1995.
6. T. Gao and C.L. Liu, "Minimum Crosstalk Channel Routing," IEEE Transactions on Computer-Aided Design, vol. 15, no. 5, pp. 465-474, 1996.
7. R. Graham, O. Patashnik, and D.E. Knuth, Concrete Mathematics (2nd edition), Addison-Wesley, 1994.
8. K. Hirose and H. Yasuura, "A Bus Delay Reduction Technique Considering Crosstalk," Proceedings. Design, Automation and Test in Europe Conference and Exhibition 2000, pp. 441-445, 2000.
9. A.B. Kahng, S. Muddu, E. Sarto, and R. Sharma, "Interconnect Tuning Strategies for High-Performance ICs," Proceedings. Design, Automation and Test in Europe Conference and Exhibition 1998, pp. 471-478, 1998.
10. W.H. Kautz, "Fibonacci Codes for Synchronization Control," IEEE Transactions on Information Theory, IT-11, pp. 284-292, 1965.
11. D. Li, A. Pua, P. Srivastava, and U. Ko, "A Repeater Optimization Methodology for Deep Sub-Micron, High-Performance Processors," Proceedings. International Conference on Computer Design, VLSI in Computers and Processors, pp. 726-731, 1997.
12. T. Sakurai, "Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's," IEEE Transactions on Electron Devices, vol. 40, no. 12, pp. 118-124, 1993.
13. H.-P. Tseng, L. Scheffer, and C. Sechen, 'Timing and Crosstalk Driven Area Routing," Proceedings. 35th Design Automation Conference, pp. 378-381, 1998.
14. B. Victor and K. Keutzer, "Bus Encoding to Prevent Crosstalk Delay," Proceedings. ICCAD-2001. International Conference on Computer-Aided Design 2001, pp. 57-64, 2001.
15. A. Vittal and M. Marek-Sadowska, "Crosstalk Reduction for VLSI," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 3, pp. 290-298, 1997.
16. T. Xue, E. Kuh, and D. Wang, "Post Global Routing Crosstalk Synthesis," IEEE Transactions on Computer-Aidea Design, vol. 16, no. 12, pp. 1418-1430, 1997.
17. H. Zhou and D.F. Wong, "Global Routing with Crosstalk Constraints," Proceedings. 35th Design Automation Conference, pp. 374-377, 1998.