Object recognition system-on-chip using the support vector machines

Eurasip Journal on Applied Signal Processing

Volumn 2005, Issue 7, 2005, Pages 993-1004

  Reyna Rojas, Roberto ^a   Houzet, Dominique ^b   Dragomirescu, Daniela ^a   Carlier, Florent ^b   Ouadjaout, Salim ^b  

^a LAAS CNRS   (France)

^b IETR   (France)

Author keywords

Hardware design language; Parallel architecture; Pattern recognition; Support vector machines; Systems on programmable chip and system on chip platforms

Indexed keywords

ALGORITHMS; COMPUTER PROGRAMMING; DATABASE SYSTEMS; DIGITAL SIGNAL PROCESSING; EXPERT SYSTEMS; IMAGE PROCESSING; INTEGRATION; NEURAL NETWORKS; SIGNAL PROCESSING; VECTORS;

HARDWARE DESIGN LANGUAGE; PARALLEL ARCHITECTURE; SUPPORT VECTOR MACHINES; SYSTEM-ON-CHIP PLATFORMS; SYSTEMS-ON-PROGRAMMABLE-CHIP;

OBJECT RECOGNITION;

EID: 22944487656     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/ASP.2005.993     Document Type: Article

References (23)

1. C. M. Bishop, Neural Networks for Pattern Recognition, Oxford University Press, Oxford, UK, 1995.
2. V. N. Vapnik, Statistical Learning Theory, Wiley-Interscience Publication, New York, NY, USA, 1998.
3. B. E. Boser, I. M. Guyon, and V. N. Vapnik, "A training algorithm for optimal margin classifiers," in Proc. 5th ACM Workshop on Computational Learning Theory (COLT '92), pp. 144-152, Pittsburgh, Pa, USA, July 1992.
4. C. Burges, A Tutorial on Support Vector Machines for Pattern Recognition, Kluwer Academic Publishers, Boston, Mass, USA, 1998.
5. E. Osuna and F. Girosi, "Reducing the run-time complexity of support vector machines," in Proc. International Conference on Pattern Recognition (ICPR '98), Brisbane, Australia, August 1998.
6. Y. LeCun, L. D. Jackel, L. Bottou, et al., "Comparison of learning algorithms for handwritten digit recognition," in Proc. International Conference on Artificial Neural Networks (ICANN '95), F. Fogelman-Soulié and P. Gallinari, Eds., vol. 2, pp. 53-60, Paris, France, October 1995.
7. B. Schölkopf, Support vector learning, Ph.D. dissertation, Technical University of Berlin, Berlin, Germany, 1997.
8. V. L. Brailovsky, O. Barzilay, and R. Shahave, "On global, local, mixed and neighborhood kernels for support vector machines," Pattern Recognition Letters, vol. 20, no. 11-13, pp. 1183-1190, 1999.
9. B. Marcel, Study on the automatic reading of two-dimensional codes by image processing, Ph.D. dissertation, Institut National Polytechnique de Toulouse, Toulouse, France, 1997.
10. R. Reyna-Rojas, N. Hernandez, D. Esteve, and M. Cattoen, "Segmenting images with support vector machines," in Proc. International Conference on Image Processing (ICIP '00), vol. 1, pp. 820-823, Vancouver, BC, Canada, September 2000.
11. A. Jain, R. Duin, and J. Mao, "Statistical pattern recognition: a review," IEEE Trans. Pattern Anal. Machine Intell., vol. 22, no. 1, pp. 4-37, 2000.
12. T. Delbrück and C. A. Mead, "Analog VLSI phototransduction by continuous-time, adaptive, logarithmic photoreceptor circuits," in Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits, C. Koch and H. Li, Eds., pp. 139-
13. IEEE Computer Society Press, Los Alamitos, Calif, USA, 1994.
14. L. O. Chua and L. Yang, "Cellular neural networks: applications," IEEE Trans. Circuits Syst., vol. 35, no. 10, pp. 1273-1290, 1988.
15. M. F. Emirian, Study and design of a parallel machine multi-models for the neural networks, Ph.D. thesis, Institut National Polytechnique de Toulouse, Toulouse, France, 1996.
16. M. Viredaz, Design and analysis of a systolic array for neural computation, Ph.D. thesis, Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, 1994.
17. P. Clarke, "Siroyan implements clustered DSP architecture," EE Times, October 2001.
18. M. Long, "ChipWrights Intros New Visual Signal Processor," ECN magazine, October 2003.
19. VLIW/SIMD NeuroMatrix Core, Research Center MODULE, Moscow, Russia.
20. A. Sangiovanni-Vincentelli and G. Martin, "Platform-based design and software design methodology for embedded systems," IEEE Des. Test. Comput., vol. 18, no. 6, pp. 23-33, 2001.
21. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, 2002.
22. A. Bermak, Sysneuro: un circuit systolique neuronal multiprécision pour des tâches de classification, Ph.D. thesis, Université Paul Sabatier de Toulouse, Toulouse, France, 1998.
23. P. Moerland and E. Fiesler, "Neural network adaptations to hardware implementations," in Handbook of Neural Computation, chapter E1.2, pp. 1-13, Institute of Physics Publishing, Bristol, UK; Oxford University Press, New York, NY, USA, January 1997, IDIAP Research Report IDIAP-RR 97-17.