Automatic hardware implementation tool for a discrete Adaboost-based decision algorithm

Eurasip Journal on Applied Signal Processing

Volumn 2005, Issue 7, 2005, Pages 1035-1046

  Miteran J ^a   Matas, J ^b   Bourennane, E ^a   Paindavoine, M ^a   Dubois, J ^a  

^a UNIVERSITÉ DE BOURGOGNE   (France)

^b CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

Adaboost; Classification; FPGA; Hardware; Image segmentation

Indexed keywords

ALGORITHMS; AUTOMATION; CLASSIFICATION (OF INFORMATION); COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; IMAGE SEGMENTATION; OPTIMIZATION; REAL TIME SYSTEMS;

ADABOOST; ADABOOST ALGORITHMS; CLASSIFICATION; HARDWARE IMPLEMENTATION;

DECISION THEORY;

EID: 22944479650     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/ASP.2005.1035     Document Type: Article

References (30)

1. P. Lysaght, J. Stockwood, J. Law, and D. Girma, "Artificial neural network implementation on a fine-grained FPGA," in Proc. 4th International Workshop on Field-Programmable Logic and Applications (FPL '94), R. Hartenstein and M. Z. Servit, Eds., pp. 421-431, Prague, Czech Republic, September 1994.
2. Y. Taright and M. Hubin, "FPGA implementation of a multilayer perceptron neural network using VHDL," in Proc. 4th International Conference on Signal Processing (ICSP '98), vol. 2, pp. 1311-1314, Beijing, China, December 1998.
3. C. M. Bishop, Neural Networks for Pattern Recognition, Oxford University Press, Oxford, UK, 1995.
4. R. A. Reyna-Rojas, D. Dragomirescu, D. Houzet, and D. Esteve, "Implementation of the SVM generalization function on FPGA," in Proc. International Signal Processing Conference (ISPC '03), pp. 147-153, Dallas, Tex, USA, March 2003.
5. G. DeMichelli, Synthesis and Optimization of Digital Circuits, McGraw Hill, New York, NY, USA, 1994.
6. J. Frigo, M. Gokhale, and D. Lavenier, "Evaluation of the stream-C C-to-FPGA compiler: an application perspective," in Proc. 9th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGAs '01), pp. 134-140, Monterey, Calif, USA, February 2001.
7. I. Page, "Constructing hardware-software systems from a single description," Journal of VLSI Signal Processing, vol. 12, no. 1, pp. 87-107, 1996.
8. G. Mittal, D. C. Zaretsky, X. Tang, and P. Banerjee, "Automatic translation of software binaries onto FPGAs," in Proc. 41st Design Automation Conference (DAC '04), pp. 389-394, San Diego, Calif, USA, June 2004.
9. R. Enzler, T. Jeger, D. Cottet, and G. Tröster, "High-level area and performance estimation of hardware building blocks on FPGAs" in Proc. 10th International Workshop on Field-Programmable Logic and Applications (FPL '00), vol. 1896 of Lecture Notes in Computer Science, pp. 525-534, Springer, Villach, Austria, August 2000.
10. S. Hauck, "The roles of FPGAs in reprogrammable systems," Proc. IEEE, vol. 86, no. 4, pp. 615-638, 1998.
11. R. E. Schapire, "The strength of weak learnability," Machine Learning, vol. 5, no. 2, pp. 197-227, 1990.
12. Y. Freund and R. E. Schapire, "A decision-theoretic generalization of on-line learning and an application to boosting," Journal of Computer and System Sciences, vol. 55, no. 1, pp. 119-139, 1997.
13. R. E. Schapire, "The boosting approach to machine learning: an overview," in Proc. MSRI Workshop on Nonlinear Estimation and Classification, pp. 149-172, Berkeley, Calif, USA, 2002.
14. P. Viola and M. Jones, "Rapid object detection using a boosted cascade of simple features," in Proc. IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR '01), vol. 1, pp. 511-518, Kauai, Hawaii, USA, December 2001.
15. K. Tieu and P. Viola, "Boosting image retrieval," International Journal of Computer Vision, vol. 56, no. 1-2, pp. 17-36, 2004.
16. G. Escudero, L. Màrquez, and G. Rigau, "Boosting applied to word sense disambiguation, LNAI 1810," in Proc. 12th European Conference on Machine Learning (ECML '00), pp. 129-141, Barcelona, Spain, 2000.
17. M. C. Mozer, R. Wolniewicz, D. Grimes, E. Johnson, and H. Kaushansky, "Predicting subscriber dissatisfaction and improving retention in the wireless telecommunications industry," IEEE Trans. Neural Networks, vol. 11, no. 3, pp. 690-696, 2000.
18. G. Rätsch, S. Mika, B. Schölkopf, and K.-R. Müller, "Constructing boosting algorithms from SVMs: an application to one-class classification," IEEE Trans. Pattern Anal. Machine Intell., vol. 24, no. 9, pp. 1184-1199, 2002.
19. J. Mitéran, P. Gorria, and M. Robert, "Classification géométrique par polytopes de contraintes intégration et performances," Traitement du Signal, vol. 11, no. 5, pp. 393-408, 1995.
20. M. Robert, P. Gorria, J. Mitéran, and S. Turgis, "Architectures for a real time classification processor," in Proc. IEEE Custom Integrated Circuits Conference (CICC '94), pp. 197-200, San Diego, Calif, USA, May 1994.
21. R. O. Duda and P. E. Hart, Pattern Classification and Scene Analysis, Wiley, New York, NY, USA, 1973.
22. I. De Macq and L. Simar, "Hyper-rectangular space partitionning trees, a few insight," discussion paper 1024, Université Catholique de Louvain, Belgium, 2002.
23. S. Salzberg, "A nearest hyperrectangle learning method," Machine Learning, vol. 6, no. 3, pp. 251-276, 1991.
24. D. Wettschereck and T. Dietterich, "An experimental comparison of the nearest-neighbor and nearest-hyperrectangle algorithms," Machine Learning, vol. 19, no. 1, pp. 5-27, 1995.
25. J. Mitéran, J. P. Zimmer, F. Yang, and M. Paindavoine, "Access control: adaptation and real-time implantation of a face recognition method," Optical Engineering, vol. 40, no. 4, pp. 586-593, 2001.
26. P. Geveaux, S. Kohler, J. Miteran, and F. Truchetet, "Analysis of compatibility between lighting devices and descriptive features using Parzen's Kernel: application to flaw inspection by artificial vision," Optical Engineering, vol. 39, no. 12, pp. 3165-3175, 2000.
27. V. Vapnik, The Nature of Statistical Learning Theory, Springer-Verlag, New York, NY, USA, 1995.
28. B. Schölkopf, A. Smola, K.-R. Müller, C. J. C. Burges, and V. Vapnik, "Support vector methods in learning and feature extraction," Australian Journal of Intelligent Information Processing Systems, vol. 1, pp. 3-9, 1998.
29. K. Jonsson, J. Kittler, Y. P. Li, and J. Matas, "Support vector machines for face authentication," in Proc. British Machine Vision Conference (BMVC '99), T. Pridmore and D. Elliman, Eds., pp. 543-552, London, UK, September 1999.
30. M. A. Hearst, B. Schölkopf, S. Dumais, E. Osuna, and J. Platt, "Trends and controversies - support vector machines," IEEE Intell. Syst., vol. 13, no. 4, pp. 18-28, 1998.