Rewiring for watermarking digital circuit netlists

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 7, 2005, Pages 1132-1137

  Khan, M Moiz ^a   Tragoudas, Spyros ^a  

^a Southern Illinois University Carbondale   (United States)

Author keywords

Design reuse; Digital watermarks; Intellectual property protection (IPP); Rewiring, watermarking

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL WATERMARKING; FIELD PROGRAMMABLE GATE ARRAYS; INTELLECTUAL PROPERTY; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; PROBABILITY;

DESIGN REUSE; HIERARCHICAL DIAGNOSIS; MULTIPLE ATTRACTOR CELLULAR AUTOMATA (MACA); WATERMARK SOLUTIONS;

DIGITAL CIRCUITS;

EID: 22544486563     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.850855     Document Type: Article

References (15)

1. A. B. Kahng, J. Lach, W. H. Mangione Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, "Watermarking techniques for intellectual property protection," in Proc. ACM/IEEE 35th Design Automation Conf., Jun. 1998, pp. 776-781.
2. A. B. Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, "Robust IP watermarking methodologies for physical design," in Proc. ACM/IEEE 35th Design Automation Conf., Jun. 1998, pp. 782-787.
3. G. Qu and M. Potkonjak, "Analysis of watermarking techniques for graph coloring problem," in Proc. Int. Conf. Computer Aided Design, Nov. 1998, pp. 190-193.
4. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, "Fingerprinting techniques for field programmable gate array intellectual property protection," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 20, no. 10, pp. 1253-1261, Oct. 2001.
5. J. Lach, W. Mangione Smith, and M. Potkonjak, "Fingerprinting digital circuits on programmable hardware," in Proc. Information Hiding Workshop, Apr. 1998, pp. 16-31.
6. _, "Signature hiding techniques for FPGA intellectual property protection," in Proc. Int. Conf. Computer Aided Design, Nov. 1998, pp. 186-189.
7. K. T. Cheng and L. A. Entrena, "Combinational & sequential logic optimization by redundancy addition & removal," IEEE Trans. Computer Aided Design Integr. Circuits, pp. 909-916, Jul. 1995.
8. S. C. Chang and Z. Z. Wu, "Theorems and extensions of single replacement," IEEE Trans. Computer Aided Design Integr. Circuits, vol. 20, no. 9, pp. 1159-1164, Sep. 2001.
9. A. Oliveira, "Techniques for the creation of digital watermarks in sequential circuit designs," IEEE Trans. Computer Aided Design Integr. Circuits, vol. 20, no. 9, pp. 1101-1117, Sep. 2001.
10. D. Kirovski, Y. Hwang, M. Potkonjak, and J. Cong, "Intellectual property protection by watermarking combinational logic synthesis solutions," in Proc. Int. Conf. Computer Aided Design, Nov. 1998, pp. 194-198.
11. Fall Worldwide Member Meeting: A Year of Achievement, Santa Clara, CA, Oct. 1997.
12. R. L. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public-key cryptosystems," Commun. ACM, vol. 21, no. 2, pp. 120-126, Feb. 1978.
13. R. L. Rivest, "RFC 1321: the MD5 message-digest algorithm," Internet Activities Board, Apr. 1992.
14. S. Tragoudas and M. Moiz Khan, "Test set preserving watermarking for firm cores," in Proc. 6th WSEAS Int. Conf. Circuits, Jun. 2002, pp. 4021-4023.
15. VSI Alliance, "Intellectual Property Protection White Paper: Schemes, Alternatives and Discussion Version 1," Intellectual Property Protection Development Working Group, Ver.1.1 Released, Aug. 2000.