A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 12, 1997, Pages 2071-2087

  Rudell, Jacques C ^a,b,e,f,g   Ou, Jia Jiunn ^a,b,h   Cho, Thomas Byunghak ^a,b,c,g,i   Chien, George ^a,b   Brianti, Francesco ^d   Weldon, Jeffrey A ^a,b   Gray, Paul R ^a,b  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c S Francisco Telecom/Level One C   (United States)

^d SGS Thomson   (United States)

^e UNIVERSITY OF MICHIGAN   (United States)

^f DELPHI CORPORATION   (United States)

^g Delco Electronics ^*  (United States)

^h NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

ⁱ UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog to digital converters; Anti alias filters; CMOS RF; Digital Enhanced Cordless Telecommunications; Image rejection mixers; Low noise amplifiers; Mixers; Monolithic; Radio architectures; Radio receivers; Switched capacitor filters

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; CORDLESS TELEPHONES; ELECTRIC FILTERS; FREQUENCY SYNTHESIZERS; MIXER CIRCUITS; STANDARDS; VARIABLE FREQUENCY OSCILLATORS;

ANTI ALIAS FILTERS; DIGITAL ENHANCED CORDLESS TELECOMMUNICATIONS (DECT) STANDARD; IMAGE REJECTION MIXERS; LOW NOISE AMPLIFIERS (LNA); SWITCHED CAPACITOR FILTERS; WIDE BAND INTERMEDIATE FREQUENCY (IF) CONVERSION;

RADIO RECEIVERS;

EID: 0031377461     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.643665     Document Type: Article

References (47)

1. P. Gray and R. Meyer, "Future directions of silicon IC's for RF personal communications," in Custom Integrated Circuits Conf., May 1995, pp. 83-90.
2. A. Karanicolas, "A 2.7 V 900 MHz CMOS LNA and mixer," in Int. Solid-State Circuits Conf. Feb. 1996, pp. 50-51.
3. S. Sheng et al., "A low-power CMOS chipset for spread-spectrum communications," in Int. Solid-State Circuits Conf., Feb. 1996, pp. 346-347.
4. A. Abidi et al., "The future of CMOS wireless transceivers," in Int. Solid-State Circuits Conf., Feb. 1996, pp. 118-119.
5. A. Rofougaran et al., "A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver," IEEE J. Solid-State Circuits, vol. 31, pp. 880-889, July 1996.
6. J. Crols and M. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," IEEE J. Solid-State Circuits, vol. 30, pp. 1483-1492, Dec. 1995.
7. J. Rudell et al., "A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications," in Int. Solid-State-Circuits Conf., Feb. 1997, pp. 304-305.
8. M. Banu et al., "A BiCMOS double-low-IF receiver for GSM," in Custom Integrated Circuits Conf., May 1997, pp. 521-524.
9. U. L. Rohde and T. T. Bucher, Communications Receivers Principles & Design. New York: McGraw-Hill, pp. 63-74, 1988.
10. W. Sabin and E. Schoenike, Single-Sideband Systems & Circuits. New York: McGraw-Hill, pp. 88-134, 1987.
11. K. Anvari et. al., "Performance of a direct conversion receiver with pi/4-DQPSK modulated signal," in 41st IEEE Vehicular Technology Conf., New York, NY, pp. 822-327.
12. B. Razavi, "A 2-GHz 1.6 mW phase-locked loop" in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp. 26-27.
13. _, "A 2-GHz 1.6 mW phase-locked, loop," J. Solid-State Circuits, vol. 32, pp. 730-735, May 1997.
14. T. Weigandt, "Low-phase-noise low-timing-jitter design techniques for delay cell based VCO's and frequency synthesizers," Ph.D. dissertation, Electronics Research Laboratory, University of California at Berkeley, Dec. 1997.
15. D. H. Wolaver, Phase-Locked Loop Circuit Design. Englewood Cliffs, NJ: Prentice-Hall, pp. 242-247, 1991.
16. T. Higgins, "Frequency synthesis I (high level)," Short Course notes from the Custom Integrated Circuits Conference, Section E2.3, p. 23, Santa Clara, CA, May 5, 1997.
17. S. Sampei and K. Feher, "Adaptive DC-offset compensation algorithm for burst mode operated direct conversion receivers," in Vehicular Technology Society 42nd VTS Conf., Denver, CO, May 1992, vol. 1, pp. 93-96.
18. J. Cavers and M. Liao, "Adaptive compensation for imbalance and offset losses in direct conversion transceivers," IEEE Trans. Veh. Technol., vol. 42, pp. 581-588, Nov. 1993.
19. D. Weaver, "A third method of generation and detection of single-sideband signals," Proc. IRE, pp. 1703-1705, Dec. 1956.
20. J. W. Archer, J. G. Granlund, and R. E. Mauzy, "A broad-band UHF mixer exhibiting high image rejection over a multidecade baseband frequency range," IEEE J. Solid-State Circuits, vol. SC-16, pp. 385-392, Aug. 1981.
21. W. Baumberger, "A single-chip image rejecting receiver for the 2.44 GHz band using commercial GaAs-MESFET-technology," IEEE J. Solid-State Circuits, vol. 29, pp. 1244-1249, Oct. 1994.
22. M. D. McDonald, "A 2.5 GHz BiCMOS image-reject front-end," in Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1993, pp. 144-145.
23. D. Pache et al., "An improved 3 V 2 GHz BiCMOS image reject mixer IC," in Custom Integrated Circuits Conf., May 1995, pp. 95-98.
24. M. Gingell, "Single sideband modulation using sequence asymmetric polyphase networks," Elect. Commun., pp. 21-25, 1973.
25. ETSI, "Radio Equipment and Systems (RES); Digital European Cordless Telecommunications (DECT); Common Interface (CI); Part 2: Physical Layer (PHL)," European Telecommunications Standards Institute, Copyright 1996.
26. S. Mehta, "Design of gigahertz CMOS prescalers," Masters thesis, Electronics Research Laboratory, University of California at Berkeley, May 1997.
27. D. Helman, "A multi-phase clock generator/parallel-phase sampler in 1 micron CMOS," Masters thesis, Electronic Research Laboratory, University of California at Berkeley, May 1990.
28. J. Y.-C. Chang and A. A. Abidi, "A 750 MHz RF amplifier in 2-mm CMOS," IEEE Symp. VLSI Circuits. Dig. Tech. Papers, Kyoto, Japan, May 1993, pp. 111-112.
29. D. Shaeffer and T. Lee, "A 1.5 V, 1.5 GHz CMOS low noise amplifier," J. Solid-State Circuits, vol. 32, pp. 745-759, May 1997.
30. P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, 2nd ed. New York: Wiley, 1984, pp. 434-440.
31. Y. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1988, pp. 380-399.
32. N. M. Nguyen and R. G. Meyer, "Si IC-compatible inductors and LC passive filters," IEEE J. Solid-State Circuits, vol. 25, pp. 1028-1031, Aug. 1990.
33. H. Greenhouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids, Packaging, vol. PHP-10, pp. 101-109, June 1974.
34. B. Wang, J. Hellums, and C. Sodini, "MOSFET thermal noise modeling for analog integrated circuits," J. Solid-State Circuits, pp. 833-835, July 1994.
35. D. Triantis, A. Birbas, and D. Kondis, "Thermal noise modeling for short-channel MOSFET's," IEEE Trans. Electron Devices, vol. 43, pp. 1950-1955, Nov. 1996.
36. B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol. SC-3, pp. 365-373, Dec. 1968.
37. J. N. Babanezhad, "A 20-V four-quadrant CMOS analog multiplier," IEEE J. Solid-State Circuits, vol. SC-20, pp. 1158-1168, Dec. 1985.
38. C. D. Hull and R. G. Meyer, "A systematic approach to the analysis of noise in mixers," IEEE Trans. Circuits Syst. I, vol. 40, pp. 909-919, Dec. 1993.
39. T. Cho et al. "A power-optimized CMOS baseband channel filter and ADC for cordless applications," in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp. 64-65.
40. T. Cho and P. Gray, "A 10b 20 MS/s 35 mW pipelined A/D converter," in Custom Integrated Circuits Conf., San Diego, CA, May 1994, pp. 499-502.
41. G. Chien, "High speed, low power, low voltage pipelined analog-to-digital converter," Masters thesis, University of California at Berkeley, Electronics Research Laboratory, Memo. UCB/ERL M96/27, May 1996.
42. T. B. Cho, "Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures," Ph.D. dissertation, University of California at Berkeley, Electronics Research Laboratory, Memo. UCB/ERL M95/23, Apr. 1995.
43. K. Murota and K. Hirade, "GMSK modulation for digital mobile radio telephony," IEEE Trans. Commun., vol. COM-29, pp. 1044-1050, July 1981.
44. B. Madsen and D. E. Fague, "Radios for the future: Designing for DECT," RF Design, cover story, Apr. 1993.
45. A. R. Behzad, "The implementation of a high speed experimental transceiver module with an emphasis on CDMA applications," Masters thesis, University of California at Berkeley, Memo. UCB/ERL M90/40, pp. 70-74.
46. T. D. Stetzler et al., "A 2.7-4.5 V single chip GSM transceiver RF integrated circuit," IEEE J. Solid-State Circuits, vol. 30, pp. 1421-1429, Dec. 1995.
47. C. D. Keys, "Low-distortion mixers for RF communications," Ph.D. dissertation, Electronic Research Laboratory, University of California at Berkeley, May 1994.