Robust media processing in a flexible and cost-effective network of multi-tasking coprocessors

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 2002, Pages 223-230

  Rutten, M J ^a   Van Eijndhoven, J T J ^a   Pol, E J D ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CONFIGURATION FLEXIBILITY; CONSUMER ELECTRONICS MARKETS; COST-EFFECTIVE NETWORK; HETEROGENEOUS MULTIPROCESSORS; HIGH-PERFORMANCE STREAMING; MULTIPLE APPLICATIONS; SCALABLE ARCHITECTURES; SYNCHRONIZATION RATE;

CONSUMER ELECTRONICS; HARDWARE; MULTITASKING; NETWORK ARCHITECTURE;

REAL TIME SYSTEMS;

EID: 7244242071     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMRTS.2002.1019202     Document Type: Conference Paper

References (16)

1. Texas Instruments, OMAP™ Platform: Overview, http://www.ti.com/sc/ omap
2. ARM, PrimeXsys™ Platforms, Extendible Platform Architecture, http://www.arm.com/armtech/PrimeXsys
3. S. Dutta, R. Jensen, and A. Rieckmann, "Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems", IEEE Design and Test of Computers, pp. 21-31, Sept.-Oct. 2001.
4. M.J. Rutten, et al., "Eclipse: A Heterogeneous Multiprocessor Architecture for Flexible Media Processing", IEEE Design and Test of Computers: Embedded Processor Based Designs, 2002.
5. G. Kahn, The Semantics of a Simple Language for Parallel Programming, proc. of the IFIP congress 74, August 5-10, Stockholm, Sweden, North-Holland publ. Co., pp. 471-475, 1974.
6. G. Kahn and D.B. MacQueen, Coroutines and Networks of Parallel Programming, Information Processing 77, B. Gilchhrist (Ed.), North Holland publ., pp. 993-998, 1977.
7. th Int. Symp. on Hardware/Software Codesign (CODES), May 2002, Estes Park, CO, USA.
8. R.J. Bril, et al, "Multimedia QoS in consumer terminals", IEEE Workshop on Signal Processing System (SIPS), pp. 332-344, Sept. 2001, Antwerp, Belgium.
9. C.W. Mercer, S. Savage, and H. Tokuda, "Processor Capability Reserves: Operating System Support for Multimedia Applications", Int. Conf. on Multimedia Computing and Systems (ICMCS), pp. 90-99, May 1994.
10. W. Lee and C. Bosaglu, "MPEG-2 Decoder Implementation on MAP-CA Mediaprocessor using the C Language", SPIE Proc. on Media Processors 2000, vol. 3970, 2000.
11. V.M. Bove, Jr. and J.A. Watlington, "Cheops: A reconfigurable Data-flow System for Video Processing", IEEE trans. On Circuits and Systems for Video Technology, vol. 5, no. 2, pp. 140-149, April 1995.
12. E.G.T. Jaspers and P.H.N. de With, "Architecture of Embedded Video Processing in a Multimedia Chip-set", IEEE Int. Conf. on Image Processing (ICIP), vol. 2, pp. 787-791, Oct. 1999, Kobe, Japan.
13. D.K.Y. Yau and S.S. Lam, "Adaptive Rate-Controlled Scheduling for Multimedia Applications", ACM Multimedia 96, pp. 129-140, Nov. 1996.
14. M. Katevanis., S. Sidiropoulos, and C. Courcoubetis, "Weighted Round Robin Cell Multiplexing in a General Purpose ATM Switch Chip", IEEE Journal on Selected Areas in Communication, vol. 9, no. 8, pp. 1265-1279, 1991.
15. M. Shreedhar and G. Varghese, "Efficient Fair Queueing using Deficit Round Robin", SIGCOMM 95, pp. 231-242
16. and ACM/IEEE Trans Networking, vol. 4, no.3, pp. 375-385, Oct. 1995.