A robust QR-based detector for V-BLAST and its efficient hardware implementation

Proceedings of 2004 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2004

Volumn , Issue , 2004, Pages 482-485

  Sobhanmanesh, Fariborz ^a   Nooshabadi, Saeid ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; GAUSSIAN NOISE (ELECTRONIC); HARDWARE; MATRIX ALGEBRA; RECEIVING ANTENNAS; SIGNAL DETECTION; TRANSMITTERS; VLSI CIRCUITS; WHITE NOISE; WIRELESS TELECOMMUNICATION SYSTEMS;

CORDIC METHOD; MULTIPLE INPUT MULTIPLE OUTPUT (MIMO) SYSTEMS; QR-BASED DETECTORS; V-BLAST DETECTION;

DETECTORS;

EID: 21444439010     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. G. J. Foschini: "Layered space-time architecture for wireless communication in fading environments when using multiple antennas", Bell Labs. Tech. J., vol. 2, Autumn 1996.
2. Babak Hassibi: "An efficient square-root algorithm for blast", Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers, 2000, Pacific grove, CA, U.S.A., pp. 1255-1259
3. M. O. Damen, K. Abed-Meraim, and S. Burykh: "Iterative QR detection for blast", Journal of Wireless Personal Communications, vol. 19, issue 3 pp. 179-191, 2001.
4. Zhan Guo and Peter Nilsson: "A Low-Complexity VLSI Architecture For Square Root MIMO Detection", in proceedings of LASTED CSS'03, Cancun, Mexico, May, 2003
5. G. J. Foschini and R. A. Valenzuela: "Initial estimation of communications efficiency of indoor wireless channels," Wireless Networks, vol. 3, no. 2, pp. 141 154, 1997.
6. G. D. Golden, G. J. Foschini, R. A. Valenzuela, and P. W. Wolniansky: "Detection algorithm and initial laboratory results using V-BLAST space time communication architecture", IEE Elect. Letters, vol 35, no. 1, Jan. 1999.
7. Y. Kung:" VLSI Array Processors", Englewood Cliffs, New Jersey: Prentice Hall, 1988.
8. Ning Zhang, Bruno Haller, Bob Brodersen: "Systematic architecture exploration for implementing interference suppression techniques in wireless receivers", IEEE Workshop on Signal Processing Systems, SiPS 2000, Oct. 2000, pp. 218-227
9. R. Andraka: "A survey of CORDIC algorithms for FPGA based computers", FPGA 98, proceedings of the 1998 ACM/SIGDA sixth international symposium on Field Programmable Gate Arrays, Feb. 1998, Monterey, CA, pp. 191-200
10. C. M. Rader: "VLSI systolic arrays for adaptive nulling", IEEE Signal Processing Magazine, Vol 13,No 4, 1996, pp. 29-49