Systematic architecture exploration for implementing interference suppression techniques in wireless receivers

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2000, Pages 218-227

  Zhang, Ning ^a   Haller, Bruno ^b   Brodersen, Robert ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DATA COMMUNICATION SYSTEMS; DIVERSITY RECEPTION; INTERFERENCE SUPPRESSION; RECEIVING ANTENNAS; SIGNAL PROCESSING; VLSI CIRCUITS; WIRELESS TELECOMMUNICATION SYSTEMS;

MULTIPLE ANTENNA; SIGNAL PROCESSING COMPLEXITY; WIRELESS RECEIVERS;

RADIO RECEIVERS;

EID: 0034507524     PISSN: 15206130     EISSN: None     Source Type: Journal    
DOI: 10.1109/SIPS.2000.886719     Document Type: Article

References (21)

1. L. C. Godara Applications of Antenna Arrays to Mobile Communications, Part I: Performance Improvement, Feasibility, and System Considerations Proc. IEEE 85 7 1031 1060 July 1997
2. L. C. Godara Applications of Antenna Arrays to Mobile Communications, Part II: Beam-Forming and Direction-of-Arrival Considerations Proc. IEEE 85 8 1195 1245 August 1997
3. S. Haykin Adaptive Filter Theory 3rd 1996 Prentice Hall
4. B. Haller Circuits and Systems for Wireless Communications 289 315 2000 Kluwer Academic Publishers Dedicated VLSI Architectures for Adaptive Interference Suppression in Wireless Communication Systems
5. L. M. Guerra Behavioral Level Guidance Using Property-Based Design Characterization 1996 University of California Berkeley
6. N. Zhang A. Poon D. Tse R. Brodersen S. Verdú Trade-Offs of Performance and Single Chip Implementation of Indoor Wireless Multi-Access Receivers Proc. IEEE Wireless Communications and Networking Conference WCNC '99 1 226 230 Proc. IEEE Wireless Communications and Networking Conference WCNC '99 New Orleans LA 1999-September-21-24
7. Low Power Design Methodologies 1996 Kluwer Academic Publishers
8. P. Landman R. Mehra J. Rabaey An Integrated CAD Environment for Low-Power Design IEEE Design and Test of Computers 13 2 72 82 June 1996
9. A. Raghunathan N. K. Jha S. Dey High-Level Power Analysis and Optimization 1998 Kluwer Academic Publishers
10. G. H. Golub C. F. Van Loan Matrix Computations 2nd 1989 The Johns Hopkins University Press
11. C. M. Rader VLSI Systolic Arrays for Adaptive Nulling IEEE Signal Processing Magazine 13 4 29 49 July 1996
12. R. Döhler Squared Givens Rotation IMA Journal of Numerical Analysis 11 1 1 5 January 1991
13. G. Lightbody R. Woods J. McCanny R. Walke Y. Hu D. Trainor Rapid Design of a Single Chip Adaptive Beamformer Proc. IEEE Workshop on Signal Processing Systems SiPS '98 285 294 Proc. IEEE Workshop on Signal Processing Systems SiPS '98 Cambridge MA 1998-October-8-10
14. G. Lightbody R. L. Walke R. Woods J. McCanny Novel Mapping of a Linear QR Architecture Proc. IEEE International Conference on Acoustics, Speech and Signal Processing ICASSP '99 4 1933 1936 Proc. IEEE International Conference on Acoustics, Speech and Signal Processing ICASSP '99 Phoenix AZ 1999-March-15-19
15. Highest Performance DSP Platform TMS320C6000 http://www.ti.com/sc/docs/products/dsp/c6000/index.htm
16. W. H. Press S. A. Teukolsky W. T. Vetterling B. P. Flannery Numerical Recipes in C: The Art of Scientific Programming 2nd 1993 Cambridge University Press http://www.ulib.org/webRoot/Books/Numerical_Recipes/
17. V. Tiwari S. Malik A. Wolfe M. T.-C. Lee Instruction Level Power Analysis and Optimization of Software Journal of VLSI Signal Processing 13 2/3 223 238 Aug./Sept. 1996
18. C. Turner Calculation of TMS320LC54x Power Dissipation June 1997 SPRA164 Texas Instruments http://www-s.ti.com/sc/psheets/spra164/spra164.pdf
19. K. Castille TMS320C6000 Power Consumption Summary November 1999 SPRA486B Texas Instruments http://www-s.ti.com/sc/psheets/spra486b/spra486b.pdf
20. H. Zhang M. Wan V. George J. Rabaey Interconnect Architecture Exploration for Low Energy Reconfigurable Single-Chip DSPs Proc. IEEE Computer Society Workshop on VLSI '99 2 8 Proc. IEEE Computer Society Workshop on VLSI '99 Orlando FL 1999-April-8-9
21. M. Benes Design and Implementation of Communication and Switching Techniques for the Pleiades Family of Processors 1999 University of California Berkeley