|
Volumn , Issue , 2003, Pages 304-309
|
A low-complexity VLSI architecture for square root MIMO detection
|
Author keywords
Finite Word Length Analysis; MIMO; Square Root Algorithm; V BLAST; VLSI
|
Indexed keywords
ALGORITHMS;
COMPUTATIONAL METHODS;
COMPUTER HARDWARE;
ENERGY UTILIZATION;
ESTIMATION;
GAUSSIAN NOISE (ELECTRONIC);
MATRIX ALGEBRA;
PHASE MODULATION;
QUADRATURE PHASE SHIFT KEYING;
VECTORS;
WIRELESS TELECOMMUNICATION SYSTEMS;
FINITE WORD LENGTH ANALYSIS;
MULTI-INPUT MULTI-OUTPUT (MIMO);
SQUARE ROOT ALGORITHMS;
V-BLAST;
VLSI CIRCUITS;
|
EID: 1542316944
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (11)
|
References (15)
|