Power optimization using dynamic power management

Proceedings - 12th Symposium on Integrated Circuits and Systems Design, SBCCI 1999

Volumn , Issue , 1999, Pages 134-139

  Monteiro, Jose C ^a  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; ENERGY MANAGEMENT; INDUSTRIAL MANAGEMENT; INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; POWER MANAGEMENT; SPEED CONTROL; SYSTEMS ANALYSIS;

DYNAMIC POWER MANAGEMENT; FSM DECOMPOSITION; POWER MANAGEMENT METHOD; POWER MANAGEMENT TECHNIQUES; POWER OPTIMIZATION; POWER REDUCTIONS; PRE-COMPUTATION; SWITCHING ACTIVITIES;

COMPUTER CIRCUITS;

EID: 2142764649     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.1999.803105     Document Type: Conference Paper

References (13)

1. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh., M. Papaefthymiou. Precomputation-Based Sequential Logic Optimization for Low Power. IEEE Transactions on VLSI Systems, 2(4):426-436, December 1994.
2. L. Benini and G. De Micheli. Transformation and Synthesis of FSMs for Low Power Gated Clock Implementation. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 21-26, April 1995.
3. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso., M. Poncino. Computational Kernels and their Application to Sequential Power Optimization.
4. L. Benini, P. Siegel., G. De Micheli. Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines. IEEE Transactions on Computer-Aided Design, 15(6):630-643, June 1996.
5. A. Chandrakasan, T. Sheng., R. Brodersen. Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits, 27(4):473-484, April 1992.
6. S-H. Chow, Y-C. Ho., T. Hwang. Low Power Realization of Finite State Machines-A Decomposition Approach. ACM Transactions on Design Automation of Electronic Systems, 1(3):315-340, July 1996.
7. S. Devadas and S. Malik. A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. In Proceedings of the 32nd Design Automation Conference, pages 242-247, June 1995.
8. J. Monteiro, S. Devadas, P. Ashar., A. Mauskar. Scheduling Techniques to Enable Power Management. In Proceedings of the 33rd Design Automation Conference, pages 349-352, June 1996.
9. J. Monteiro and A. Oliveira. Finite State Machine Decomposition for Low Power. In Proceedings of the 35th Design Automation Conference, pages 758-763, June 1998.
10. J. Monteiro, J. Rinderknecht, S. Devadas., A. Ghosh. Optimization of Combinational and Sequential Logic Circuits for Low Power Using Precomputation. In Proceedings of the 1995 Chapel Hill Conference on Advanced Research on VLSI, pages 430-444, March 1995.
11. J. Monteiro and J. Silva. Testability Analysis of Circuits using Data-Dependent Power Management. In Proceedings of the IX IFIP International Conference on Very Large Scale Integration, pages 353-364, August 1997.
12. A. Mota, J. Monteiro., A. Oliveira. Power Optimization of Combinational Modules Using Self-Timed Precomputation. In Proceedings of the International Symposiumon Circuits and Systems, May 1998.
13. V. Tiwari, P. Ashar., S. Malik. Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 221-226, April 1995.