메뉴 건너뛰기




Volumn 152, Issue 3, 2005, Pages 283-296

FPGA implementations of fast Fourier transforms for real-time signal and image processing

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; FAST FOURIER TRANSFORMS; FREQUENCY DOMAIN ANALYSIS; IMAGE PROCESSING; MATRIX ALGEBRA; REAL TIME SYSTEMS; SIGNAL FILTERING AND PREDICTION; SIGNAL PROCESSING;

EID: 21244506706     PISSN: 1350245X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-vis:20041114     Document Type: Conference Paper
Times cited : (122)

References (36)
  • 1
    • 0000523068 scopus 로고
    • An algorithm for the machine computation of the complex Fourier series
    • Cooley, J., and Tukey, J.: 'An algorithm for the machine computation of the complex Fourier series', Math. Computat., 1965, 19, pp. 297-301
    • (1965) Math. Computat. , vol.19 , pp. 297-301
    • Cooley, J.1    Tukey, J.2
  • 4
    • 0001705970 scopus 로고
    • On computing the DFT
    • Winograd, S.: 'On Computing the DFT', Math. Computat., 1986, 32, pp. 175-199
    • (1986) Math. Computat. , vol.32 , pp. 175-199
    • Winograd, S.1
  • 5
    • 0017626205 scopus 로고
    • A prime factor algorithm using high-speed convolution
    • Kolba, D., and Parks, T.: 'A prime factor algorithm using high-speed convolution', IEEE Trans. Acoust. Speech Signal Process., 1977, 25, pp. 281-294
    • (1977) IEEE Trans. Acoust. Speech Signal Process. , vol.25 , pp. 281-294
    • Kolba, D.1    Parks, T.2
  • 6
    • 0000495413 scopus 로고
    • Discrete Hartley transfrom
    • Bracewell, R.: 'Discrete Hartley transfrom', J. Opt. Soc. Am., 1983, 73, pp. 1832-1835
    • (1983) J. Opt. Soc. Am. , vol.73 , pp. 1832-1835
    • Bracewell, R.1
  • 15
    • 0033098378 scopus 로고    scopus 로고
    • A low-power, high-performance 1024-point FFT processor
    • Baas, B.: 'A low-power, high-performance 1024-point FFT processor', IEEE J. Solid-State Circuits, 1999, 34, (3), pp. 380-387
    • (1999) IEEE J. Solid-state Circuits , vol.34 , Issue.3 , pp. 380-387
    • Baas, B.1
  • 16
    • 0036187481 scopus 로고    scopus 로고
    • Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures
    • Amira, A., Bouridane, A., Milligan, P., and Belatreche, A.: 'Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures', IEE Proc. Comput. Digit. Tech., 2002, 149, pp. 17-24
    • (2002) IEE Proc. Comput. Digit. Tech. , vol.149 , pp. 17-24
    • Amira, A.1    Bouridane, A.2    Milligan, P.3    Belatreche, A.4
  • 19
    • 0035341885 scopus 로고    scopus 로고
    • Reconfigurable computing for digital signal processing: A survey
    • Tessier, R., and Burleson, W.: 'Reconfigurable computing for digital signal processing: a survey', J. VLSI Signal Process. Syst., 2001, 28, (1-2), pp. 7-27
    • (2001) J. VLSI Signal Process. Syst. , vol.28 , Issue.1-2 , pp. 7-27
    • Tessier, R.1    Burleson, W.2
  • 22
    • 20444493379 scopus 로고    scopus 로고
    • Xilinx, (Online)
    • Virtex-E 1.8V FPGA Complete Data Sheet, Xilinx, 2002 (Online). Available: http://direct.xilinx.com/bvdocs/publications/ds022.pdf
    • (2002) Virtex-E 1.8V FPGA Complete Data Sheet
  • 23
    • 0022700957 scopus 로고
    • Implementation of split-radix FFT algorithms for complex, real and real-symmetric data
    • Duhamel, P.: 'Implementation of split-radix FFT algorithms for complex, real and real-symmetric data', IEEE Trans. Acoust. Speech Signal Process., 1986, 34, pp. 285-295
    • (1986) IEEE Trans. Acoust. Speech Signal Process. , vol.34 , pp. 285-295
    • Duhamel, P.1
  • 24
    • 0028735725 scopus 로고
    • Architecture and modeling of a parallel digital processor based image processing system
    • Hartley, D.A., and Kshirsagar, S.P.: 'Architecture and modeling of a parallel digital processor based image processing system', Proc. SPIE, 1994, 2308, pp. 1807-1815
    • (1994) Proc. SPIE , vol.2308 , pp. 1807-1815
    • Hartley, D.A.1    Kshirsagar, S.P.2
  • 31
    • 0012025394 scopus 로고    scopus 로고
    • Two Virtex-II FPGAs deliver fastest, cheapest, best high-performance image processing system
    • Dillon, T.: Two Virtex-II FPGAs deliver fastest, cheapest, best high-performance image processing system', Xilinx Xcell J., 2001, 41, pp. 70-73
    • (2001) Xilinx Xcell J. , vol.41 , pp. 70-73
    • Dillon, T.1
  • 33
    • 21244458158 scopus 로고    scopus 로고
    • Amphion, (Online)
    • CS248 FFT/IFFT Core Datasheet, Amphion, 2002 (Online). Available: www.amphion.co.uk
    • (2002) CS248 FFT/IFFT Core Datasheet
  • 34
    • 0035361357 scopus 로고    scopus 로고
    • Multiprocessor system for high-resolution image correlation in real time
    • Cavadini, M., Wosnitza, M., and Troster, G.: 'Multiprocessor system for high-resolution image correlation in real time', IEEE Trans. VLSI Syst., 2001, 9, pp. 439-449
    • (2001) IEEE Trans. VLSI Syst. , vol.9 , pp. 439-449
    • Cavadini, M.1    Wosnitza, M.2    Troster, G.3
  • 35
    • 0004607439 scopus 로고    scopus 로고
    • An efficient MIMD/SIMD architecture for the analog devices SHARC(tm) DSP
    • Sgro, J.A.: 'An efficient MIMD/SIMD architecture for the analog devices SHARC(tm) DSP'. Atacron, Inc., Tech. Rep., 1998
    • (1998) Atacron, Inc., Tech. Rep.
    • Sgro, J.A.1
  • 36


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.