-
1
-
-
0000523068
-
An algorithm for the machine computation of the complex Fourier series
-
Cooley, J., and Tukey, J.: 'An algorithm for the machine computation of the complex Fourier series', Math. Computat., 1965, 19, pp. 297-301
-
(1965)
Math. Computat.
, vol.19
, pp. 297-301
-
-
Cooley, J.1
Tukey, J.2
-
4
-
-
0001705970
-
On computing the DFT
-
Winograd, S.: 'On Computing the DFT', Math. Computat., 1986, 32, pp. 175-199
-
(1986)
Math. Computat.
, vol.32
, pp. 175-199
-
-
Winograd, S.1
-
5
-
-
0017626205
-
A prime factor algorithm using high-speed convolution
-
Kolba, D., and Parks, T.: 'A prime factor algorithm using high-speed convolution', IEEE Trans. Acoust. Speech Signal Process., 1977, 25, pp. 281-294
-
(1977)
IEEE Trans. Acoust. Speech Signal Process.
, vol.25
, pp. 281-294
-
-
Kolba, D.1
Parks, T.2
-
6
-
-
0000495413
-
Discrete Hartley transfrom
-
Bracewell, R.: 'Discrete Hartley transfrom', J. Opt. Soc. Am., 1983, 73, pp. 1832-1835
-
(1983)
J. Opt. Soc. Am.
, vol.73
, pp. 1832-1835
-
-
Bracewell, R.1
-
7
-
-
13944260737
-
Towards a general framework for an FPGA-based FFT coprocessor
-
Uzun, I., Amira, A., Ahmedsaid, A., and Bensaali, F.: 'Towards a general framework for an FPGA-based FFT coprocessor'. Proc. 7th IEEE Int. Symp. on Signal Processing and its Application, 2003, pp. 617-620
-
(2003)
Proc. 7th IEEE Int. Symp. on Signal Processing and Its Application
, pp. 617-620
-
-
Uzun, I.1
Amira, A.2
Ahmedsaid, A.3
Bensaali, F.4
-
8
-
-
0031636309
-
FFTW: An adaptive software of the FFT
-
Frigo, M., and Johnson, S.: 'FFTW: An adaptive software of the FFT'. Proc. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, 1998, pp. 1381-1384
-
(1998)
Proc. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing
, pp. 1381-1384
-
-
Frigo, M.1
Johnson, S.2
-
9
-
-
21244456569
-
Contemporary view of FFT algorithms
-
Ganapathiraju, A.S.A., Hamaker, J., and Picone, J.: 'Contemporary view of FFT algorithms'. Proc. IASTED Int. Conf. on Signal and Image Processing, 1998, pp. 130-133
-
(1998)
Proc. IASTED Int. Conf. on Signal and Image Processing
, pp. 130-133
-
-
Ganapathiraju, A.S.A.1
Hamaker, J.2
Picone, J.3
-
15
-
-
0033098378
-
A low-power, high-performance 1024-point FFT processor
-
Baas, B.: 'A low-power, high-performance 1024-point FFT processor', IEEE J. Solid-State Circuits, 1999, 34, (3), pp. 380-387
-
(1999)
IEEE J. Solid-state Circuits
, vol.34
, Issue.3
, pp. 380-387
-
-
Baas, B.1
-
16
-
-
0036187481
-
Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures
-
Amira, A., Bouridane, A., Milligan, P., and Belatreche, A.: 'Design of efficient architectures for discrete orthogonal transforms using bit level systolic structures', IEE Proc. Comput. Digit. Tech., 2002, 149, pp. 17-24
-
(2002)
IEE Proc. Comput. Digit. Tech.
, vol.149
, pp. 17-24
-
-
Amira, A.1
Bouridane, A.2
Milligan, P.3
Belatreche, A.4
-
17
-
-
21244478350
-
An FPGA based parametrisable system for parallel 2-d FFT implementation
-
Uzun, I., Amira, A., and Bensaali, F.: 'An FPGA based parametrisable system for parallel 2-d FFT implementation'. Proc. Int. Conf. Computer, Communication and Control Technologies (CCCT 2003), 2003
-
(2003)
Proc. Int. Conf. Computer, Communication and Control Technologies (CCCT 2003)
-
-
Uzun, I.1
Amira, A.2
Bensaali, F.3
-
19
-
-
0035341885
-
Reconfigurable computing for digital signal processing: A survey
-
Tessier, R., and Burleson, W.: 'Reconfigurable computing for digital signal processing: a survey', J. VLSI Signal Process. Syst., 2001, 28, (1-2), pp. 7-27
-
(2001)
J. VLSI Signal Process. Syst.
, vol.28
, Issue.1-2
, pp. 7-27
-
-
Tessier, R.1
Burleson, W.2
-
22
-
-
20444493379
-
-
Xilinx, (Online)
-
Virtex-E 1.8V FPGA Complete Data Sheet, Xilinx, 2002 (Online). Available: http://direct.xilinx.com/bvdocs/publications/ds022.pdf
-
(2002)
Virtex-E 1.8V FPGA Complete Data Sheet
-
-
-
23
-
-
0022700957
-
Implementation of split-radix FFT algorithms for complex, real and real-symmetric data
-
Duhamel, P.: 'Implementation of split-radix FFT algorithms for complex, real and real-symmetric data', IEEE Trans. Acoust. Speech Signal Process., 1986, 34, pp. 285-295
-
(1986)
IEEE Trans. Acoust. Speech Signal Process.
, vol.34
, pp. 285-295
-
-
Duhamel, P.1
-
24
-
-
0028735725
-
Architecture and modeling of a parallel digital processor based image processing system
-
Hartley, D.A., and Kshirsagar, S.P.: 'Architecture and modeling of a parallel digital processor based image processing system', Proc. SPIE, 1994, 2308, pp. 1807-1815
-
(1994)
Proc. SPIE
, vol.2308
, pp. 1807-1815
-
-
Hartley, D.A.1
Kshirsagar, S.P.2
-
29
-
-
84947941677
-
Implementation of a 2-D fast Fourier Iransform on an FPGA-Based custom computing machine
-
Springer-Verlag
-
Shirazi, N., Athanas, P.M., and Abbott, A.L.: 'Implementation of a 2-D fast Fourier Iransform on an FPGA-Based custom computing machine'. Proc. 5th Int. Workshop on Field-Programmable Logic and Applications, Springer-Verlag, 1995, pp. 282-292
-
(1995)
Proc. 5th Int. Workshop on Field-programmable Logic and Applications
, pp. 282-292
-
-
Shirazi, N.1
Athanas, P.M.2
Abbott, A.L.3
-
31
-
-
0012025394
-
Two Virtex-II FPGAs deliver fastest, cheapest, best high-performance image processing system
-
Dillon, T.: Two Virtex-II FPGAs deliver fastest, cheapest, best high-performance image processing system', Xilinx Xcell J., 2001, 41, pp. 70-73
-
(2001)
Xilinx Xcell J.
, vol.41
, pp. 70-73
-
-
Dillon, T.1
-
33
-
-
21244458158
-
-
Amphion, (Online)
-
CS248 FFT/IFFT Core Datasheet, Amphion, 2002 (Online). Available: www.amphion.co.uk
-
(2002)
CS248 FFT/IFFT Core Datasheet
-
-
-
34
-
-
0035361357
-
Multiprocessor system for high-resolution image correlation in real time
-
Cavadini, M., Wosnitza, M., and Troster, G.: 'Multiprocessor system for high-resolution image correlation in real time', IEEE Trans. VLSI Syst., 2001, 9, pp. 439-449
-
(2001)
IEEE Trans. VLSI Syst.
, vol.9
, pp. 439-449
-
-
Cavadini, M.1
Wosnitza, M.2
Troster, G.3
-
35
-
-
0004607439
-
An efficient MIMD/SIMD architecture for the analog devices SHARC(tm) DSP
-
Sgro, J.A.: 'An efficient MIMD/SIMD architecture for the analog devices SHARC(tm) DSP'. Atacron, Inc., Tech. Rep., 1998
-
(1998)
Atacron, Inc., Tech. Rep.
-
-
Sgro, J.A.1
-
36
-
-
21244473346
-
A parallel architecture for knowledge based autonomous navigation
-
Ercan, M.: 'A parallel architecture for knowledge based autonomous navigation'. Proc. the Singapore Robotic Games 2003 Symp., 2003
-
(2003)
Proc. the Singapore Robotic Games 2003 Symp.
-
-
Ercan, M.1
|