Flit admission in on-chip wormhole-switched networks with virtual channels

2004 International Symposium on System-on-Chip Proceedings

Volumn , Issue , 2004, Pages 21-24

  Lu, Zhonghai ^a   Jantsch, Axel ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COUPLED CIRCUITS; CROSSBAR EQUIPMENT; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; PACKET NETWORKS; PERSONAL COMPUTERS; QUEUEING NETWORKS;

ADAPTIVE ROUTING; FLIT ADMISSION; NETWORK FLITS; WORMHOLE SWITCHES;

SWITCHING NETWORKS;

EID: 21244466371     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. J. Hu and R. Marculescu. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. In DATE, 2003.
2. E. Rijpkema, K. Goossens, et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In DATE, 2003.
3. W. J. Dally. Virtual-channel flow control. IEEE Transactions on Parallel and Distributed Systems, 3(2):194-204, March 1992.
4. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In DAC, 2001.
5. Mikael Millberg, Erland Nilsson, Rikard Thid, and Axel Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In DATE, 2004.
6. A. A. Chien. A cost and speed model for k-ary n-cube wormhole routers. IEEE Transactions on Parallel and Distributed Systems, 9(2):150-162, Feb. 1998.
7. L. S. Peh and W. J. Dally. A delay model for router microarchitectures. IEEE Micro, pages 26-34, Jan.-Feb. 2001.
8. K. H. Yum et al. Integrated admission and congestion control for QoS support in clusters. In Proceedings of IEEE International Conference on Cluster Computing, pages 325-332, Sept. 2002.