A cost and speed model for k-ary n-cube wormhole routers

IEEE Transactions on Parallel and Distributed Systems

Volumn 9, Issue 2, 1998, Pages 150-162

  Chien, Andrew A ^a,b  

^a IEEE   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

Adaptive routing; Deadlock prevention; Gate array; Multicomputers; Parallel computing; Routing networks; Wormhole routing

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER SYSTEM RECOVERY; PARALLEL PROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

WORMHOLE ROUTING;

COMPUTER NETWORKS;

EID: 0032001095     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.663877     Document Type: Article

References (36)

1. A. Agarwal et al., "The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor," LCS Technical Memo 454, Massachusetts Inst. of Technology, Laboratory for Computer Science, 1991.
2. A. Agarwal, "Limits on Interconnection Network Performance," IEEE Trans. Parallel and Distributed Systems, vol. 2, no. 4, pp. 398-412, Apr. 1991.
3. G. Alverson, R. Alverson, D. Callahan, B. Koblenz, A. Porterfield, and B. Smith, "Exploiting Heterogeneous Parallelism on a Multithreaded Multiprocessor," Proc. Sixth ACM Int'l Conf. Supercomputing, 1992.
4. K. Aoyama, "Design Issues in Implementing an Adaptive Router," master's thesis, Univ. of Illinois, Dept. of Computer Science, Jan. 1993.
5. K. Aoyama and A.A. Chien, "The Cost of Adaptivity and Virtual Lanes in a Wormhole Router," submitted to J. VLSI Design, 1993.
6. P. Berman, L. Gravano, G. Pifarre, and J. Sanz," Adaptive Deadlock and Livelock Free Routing with all Minimal Paths in Torus Networks," Proc. Symp. Parallel Algorithms and Architectures, 1992.
7. S. Borkar, R. Cohn, G. Cox, S. Gleason, T. Gross, H.T. Kung, M. Lam, B. Moore, C. Peterson, J. Pieper, L. Rankin, P.S. Tseng, J. Sutton, J. Urbanski, and J. Webb," iWarp: An Integrated Solution to High-Speed Parallel Computing," Proc. Supercomputing '88, pp. 330-341, Orlando, Fla. IEEE Press, 1988.
8. A.A. Chien and J.H. Kim, "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors," Proc. Int'l Symp. Computer Architecture, pp. 268-277, May 1992.
9. W. Dally and C. Seitz, "Deadlock-Free Message Routing in Multi-processor Interconnection Networks," IEEE Trans. Computers, vol. 36, no. 5, May 1987.
10. W.J. Dally, "Virtual Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Feb. 1992.
11. W.J. Dally, S. Ahmed, P. Carrick, A. Chien, R. Davison, J. Fiske, G. Fyler, W. Horwat, J. Keen, S. Lear, R. Lethin, M. Vestrich, T. Nguyen, M. Noakes, P. Nuth, and D. Wills, "Design and Implementation of the Message-Driven Processor," Proc. 1992 Brown/MIT Conf. Advanced Research in VLSI and Parallel Systems, T. Knight and J. Savage, eds., pp. 5-25. MIT Press, 1992.
12. W.J. Dally and H. Aoki, "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 4, pp. 466-474, Apr. 1993.
13. W.J. Dally, J.A.S. Fiske, J.S. Keen, R.A. Lethin, M.D. Noakes, P.R. Nuth, R.L. Davison, and G.A. Fyler, "The Message-Driven Processor," IEEE Micro, Apr. 1992.
14. W.J. Dally and C. Seitz, "The Torus Routing Chip," Distributed Computing, pp. 187-196, 1986.
15. W.J. Dally and P. Song, "Design of a Self-Timed VLSI Multicomputer Communication Controller," Proc. Int'l Conf. Computer Design, pp. 230-234. IEEE CS Press, 1987.
16. J. Draper and J. Ghosh, "Multipath e-Cube Algorithms (MLCA) for Adaptive Wormhole Routing and Broadcasting in k-ary n-Cubes," Proc. Fifth Int'l Parallel Processing Symp., 1992.
17. J. Duato, "On the Design of Deadlock-Free Adaptive Routing Algorithms for Multicomputers: Design Methodologies," Proc. Parallel Architectures and Languages, 1991.
18. D. Dunning, "The Intel Paragon Router," VLSI Seminar Talk, Massachusetts Inst. of Technology, 1992.
19. C.M. Flaig, "VLSI Mesh Routing Systems," master's thesis, California Inst. of Technology, Dept. of Computer Science, May 1987.
20. Intel Corp., Paragon XP/S Product Overview, 1991.
21. R. Kaw, "Comparison of Chip Crossing Delay in Various Packaging Environments," Proc. Int'l Conf. Computer Design, pp. 233-236. IEEE CS Press, 1989.
22. P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communications Switching Technique," Computer Networks, vol. 3, no. 4, pp. 267-286, 1979.
23. S. Konstantinidou and L. Snyder, "Chaos Router: Architecture and Performance," Proc. Int'l Symp. Computer Architecture, pp. 212-221, 1991.
24. D. Lenoski, J. Laudon, K. Gharacharloo, W. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam, "The Stanford Dash Multi-processor," Computer, vol. 25, no. 3, Mar. 1992.
25. D. Linder and J. Harden, "An Adaptive and Fault Tolerant Wormhole Routing Strategy for k-ary n-Cubes," IEEE Trans. Computers, vol. 40, no. 1, pp. 2-12, Jan. 1991.
26. Mitsubishi Electronic Devices Group, Data Book for the Mitsubishi M6007x and M6008x Series Gate Array Families, Nov. 1992.
27. NCUBE, NCUBE 2 6400 Series Supercomputer: Technical Overview. Beaverton, Ore., 1989.
28. J. Ngai and C. Seitz, "A Framework for Adaptive Routing in Multicomputer Networks," Proc. 1989 ACM Symp. Parallel Algorithms and Architectures, 1989.
29. L. Ni and C. Glass, "The Turn Model for Adaptive Routing," Proc. Int'l Symp. Computer Architecture, 1992.
30. P. Nuth and W. Dally, "The J-Machine Network," Proc. 1992 IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors, pp. 420-423, 1992.
31. C. Peterson, J. Sutton, and P. Wiley, "iWarp: A 100-MOPS LIW Microprocessor for Multicomputers," IEEE Micro, June 1991.
32. D. Reed and R. Fujimoto, Multicomputer Networks: Message-Based Parallel Processing. MIT Press, 1985.
33. C. Seitz and W. Su, "A Family of Routing and Communication Chips Based on the Mosaic," Proc. Univ. of Washington Symp. Integrated Systems, 1993.
34. C.E. Seitz, W.C. Athas, C.M. Flaig, A.J. Martin, J. Seizovic, C.S. Steele, and W. Su, "The Architecture and Programming of the Ametek Series 2010 Multicomputer," Proc. Third Conf. Hypercube Computers, pp. 33-36. ACM Press, Jan. 1988.
35. D. Smitley, F. Hady, and D. Burns, "Hnet: A High-Performance Network Evaluation Testbed Preliminary Results," Proc. IEEE Symp. Hot Interconnects '93, 1993.
36. Y. Tamir and H. Chi, "Symmetric Crossbar Arbiters for VLSI Communication Switches," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 1, Jan. 1993.