Memory optimisations for high-resolution imaging

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 153-160

  Todman, Tim ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; COMPUTER HARDWARE; DATABASE SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; OPTICAL RESOLVING POWER; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

DIGITAL IMAGES; FILM SCANNERS; MEMORY OPTIMIZATION; TEMPLATE-MATCHING ALGORITHMS;

IMAGING TECHNIQUES;

EID: 20844433529     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Blodget B, James-Roxby P, Keller E, McMillan S and Sundararajan P, "A Self-Reconfiguring Platform", Field Programmable Logic and Applications, LNCS 2778, pp565-574, Springer, 2003.
2. Bohm APW, Draper B, Najar W, Hammes J, Rinker R, Chawathe M and Rose C, "One-Step Image Processing Compilation of Image Processing Applications to FPGAs", Proceedings FCCM, IEEE, 2001.
3. Celoxica, RC2000 Datasheet, Celoxica, 2004.
4. Digital Mammography Database, www.wiau.man.ac.uk/
5. services/MIAS/MIASfaq.html
6. Diniz P and Park J, "Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines", Proceedings FCCM, IEEE, 2000.
7. Gajjala Puma KM and Bhatia D, "Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers", IEEE Transactions on Computers, Vol. 48, No. 6, 1999.
8. Gause J, Cheung PYK and Luk W, "Reconfigurable Shape-Adaptive Template Matching Architecture", Proceedings FCCM, IEEE, 2002.
9. Gericota M, Alves G, Silva M and Ferreira J, "Run-Time Management of Logic Resources on Reconfigurable Systems", Proceedings Design Automation and Test Europe, IEEE, 2003.
10. Kurt Rossman Laboratories, www-radiology.uchicago.edu/krl/imgquali.htm
11. Luk W, Wu T and Page I, "Hardware-Software Codesign of Multidimensional Programs", in Proceedings FCCM, IEEE, 1994.
12. Park J and Diniz P, "An External Memory Interface for FPGABased Computing Engines", Proceedings FCCM, IEEE, 2001.
13. Resano J, Mozos D, Verkest D, Vernalde S and Catthoor F, "Run-Time Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems", Field-Programmable Logic and Applications, LNCS 2778, pp585-594, Springer-Verlag 2003.
14. Imaging Spectrum, Inc. www.imagingspectrum.com
15. Todman T and Luk W, "Methods and Tools for High-Resolution Imaging", Field-Programmable Logic and Applications, LNCS 3203, pp627-636, Springer, 2004.
16. Weinhardt M and Luk W, "Memory Access Optimisation for Reconfigurable Systems", IEE Proc. Comput. Digit. Tech., IEE, Vol 148, No. 3, May 2001.
17. Xilinx, Virtex-II Platform FPGAs: Detailed Description, Data Sheet DS031-2, 2004.