메뉴 건너뛰기




Volumn 50, Issue 1, 2004, Pages 342-348

Optimal frame memory and data transfer scheme for MPEG-4 shape coding

Author keywords

Data transfer; Frame memory; MPEG 4; Shape coding

Indexed keywords

ALGORITHMS; EMBEDDED SYSTEMS; IMAGE CODING; IMAGE COMPRESSION; IMAGE SEGMENTATION; OPTIMAL SYSTEMS;

EID: 1942487733     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2004.1277883     Document Type: Article
Times cited : (5)

References (20)
  • 2
    • 0033279854 scopus 로고    scopus 로고
    • MPEG-4 standardized methods for the compression of arbitrarily shaped video objects
    • Dec.
    • N. Brady, "MPEG-4 standardized methods for the compression of arbitrarily shaped video objects," IEEE Trans. Circuits Syst. Video Technol., Vol. 9, pp. 1170-1189, Dec. 1999.
    • (1999) IEEE Trans. Circuits Syst. Video Technol. , vol.9 , pp. 1170-1189
    • Brady, N.1
  • 6
    • 0033708331 scopus 로고    scopus 로고
    • Computation complexity analysis and VLSI architectures of shape coding for MPEG-4
    • Jun.
    • D. Gong and Y. He, "Computation complexity analysis and VLSI architectures of shape coding for MPEG-4," in Proc. SPIE VCIP'2000, vol. 4067, pp. 1459-1470, Jun. 2000.
    • (2000) Proc. SPIE VCIP'2000 , vol.4067 , pp. 1459-1470
    • Gong, D.1    He, Y.2
  • 10
    • 0032641123 scopus 로고    scopus 로고
    • Low-power memory mapping through reducing address bus activity
    • Sept.
    • P. R Panda and N. D. Dutt, "Low-power memory mapping through reducing address bus activity," IEEE Trans. VLSI Syst, Vol. 7, pp. 309-320, Sept. 1999.
    • (1999) IEEE Trans. VLSI Syst , vol.7 , pp. 309-320
    • Panda, P.R.1    Dutt, N.D.2
  • 11
    • 0028754935 scopus 로고
    • Global communication and memory optimizing transformations for low power signal processing systems
    • F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. D. Man, "Global communication and memory optimizing transformations for low power signal processing systems," In VLSI Signal Processing VII, pp. 178-187, 1994.
    • (1994) VLSI Signal Processing VII , pp. 178-187
    • Catthoor, F.1    Franssen, F.2    Wuytack, S.3    Nachtergaele, L.4    Man, H.D.5
  • 13
    • 0033319378 scopus 로고    scopus 로고
    • Fast performance analysis of bus-based system-on-chip communication architectures
    • San Jose, Nov.
    • K. Lahiri, A. Raghunathan, and S. Dey, "Fast performance analysis of bus-based system-on-chip communication architectures," in Proc. Intl. Conf. on Computer Aided Design, pp.566-572, San Jose, Nov. 1999.
    • (1999) Proc. Intl. Conf. on Computer Aided Design , pp. 566-572
    • Lahiri, K.1    Raghunathan, A.2    Dey, S.3
  • 14
    • 1942420945 scopus 로고    scopus 로고
    • SOCCreator Guide Design Flow, available on http://www.socworks.com/socworks/support/documentation/html/ SOCCreator-Guide-Design-Flow.html
  • 15
    • 1942420946 scopus 로고    scopus 로고
    • Efficient shared DRAM subsystems for SOCs
    • Sonics, Efficient Shared DRAM Subsystems for SOCs, 2001, available on http://www.sonicsinc.com/sonics/products/memmax/productinfo/ docs/DRAM_Scheduler.pdf
    • (2001)
  • 16
    • 0032027434 scopus 로고    scopus 로고
    • V830R/AV: Embedded multimedia superscalar RISC processor
    • Mar.
    • K. Suzuki, T. Arai, K. Nadehara, and I. Kuroda, "V830R/AV: Embedded multimedia superscalar RISC processor," IEEE Micro, pp. 36-47, Mar. 1998.
    • (1998) IEEE Micro , pp. 36-47
    • Suzuki, K.1    Arai, T.2    Nadehara, K.3    Kuroda, I.4
  • 17
    • 0035301377 scopus 로고    scopus 로고
    • Architecture and design of NX-2700: A programmable single-chip HDTV all-format-decode-and-fisplay processor
    • Apr.
    • S. Dutta, "Architecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-fisplay processor," IEEE Trans. VLSI Syst., pp 313-328, Apr. 2000.
    • (2000) IEEE Trans. VLSI Syst. , pp. 313-328
    • Dutta, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.