A vario-power ME architecture using content-based subsample algorithm

IEEE Transactions on Consumer Electronics

Volumn 50, Issue 1, 2004, Pages 349-354

  Cheng, Hsien Wen ^a   Dung, Lan Rong ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Motion estimation; Power aware architecture; Subsample; Video compression; VLSI architecture

Indexed keywords

ALGORITHMS; CONTENT BASED RETRIEVAL; EDGE DETECTION; FEATURE EXTRACTION; IMAGE COMPRESSION; MULTIMEDIA SYSTEMS; REAL TIME SYSTEMS;

CONTENT BASED SUBSAMPLE ALGORITHM; POWER CONSUMPTION; VARIO-POWER MOTION ESTIMATION;

MOTION ESTIMATION;

EID: 1942487723     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2004.1277884     Document Type: Article

References (16)

1. "Mobile Pentium III Processor in BGA2 and Micro-PGA2 Packages Datasheet," Intel Corporation, p55.
2. K. M. Yang, M T. Sun, and L. Wu, "A family of VLSI designs for the motion compensation block-matching algorithm," IEEE Trans. Circuits Syst. Video Technol., Vol. 36, no. 10, pp. 1317-1325, Oct. 1989.
3. Yeong-Kang Lai, and Liang-Gee Chen, "A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm," IEEE Trans. Circuits syst. Video Technol., Vol. 8, no. 2, pp. 124-127, Apr. 1998.
4. Chaur-He Hsieh, and Ting-Pang Lin, "VLSI Architecture for Block-Matching Motion Estimation Algorithm," IEEE Trans. Circuits Syst. Video Technol., Vol. 2, no. 2, pp. 169-175, Jun 1992.
5. Jen-Chieh Tuan, Tian-Sheuan Chang and Chein-Wei Jen, "On the Data Reuse and Memory Bandwidth Analysis for Full-Search Block-Matching VLSI Architecture," IEEE Trans. Circuits Syst. Video Technol., Vol. 12, no. 1, pp. 61-72, Jan. 2002.
6. Mei-Juan Chen, Liang-Gee Chen, and Tzi-Dar Chiueh, "One-dimensional full search motion estimation algorithm for video coding," IEEE Trans. Circuits Syst. Video Technol., Vol. 4, no. 5, pp. 504-509, Oct. 1994.
7. T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishigura, "Motion compensated interframe coding for video conferencing," in Proc. NTC'81, New Orleans, LA, pp. G5.3.1-G5.3.5, Nov. 1981.
8. J. R. Jain, and A. K. Jain, "Displacement measurement and its application in interframe image coding," IEEE Trans. Commun. Vol. COM-29, pp. 1799-1808, Dec. 1981.
9. Renxiang Li, Bing Zeng, and Ming L. Liou, "A new three-step search algorithm for block motion estimation," IEEE Trans. Circuits Syst. Video Technol., Vol. 4, no. 4, pp. 438-442, Aug. 1994.
10. Ken Sauer, and Brian Schwartz, "Efficient block motion estimation using integral projections," IEEE Trans. Circuits Syst. Video Technol., Vol. 6, No. 5, pp. 513-518, Oct. 1996.
11. Viet L. Do, and Kenneth Y. Yun, "A Low-Power VLSI Architecture for Full-Search Block-Matching Motion Estimation," IEEE Trans. Circuits Syst. Video Technol., Vol. 8, no. 4, pp. 393-398, Aug. 1998.
12. W. Li, and E. Salari, "Successive elimination algorithm for motion estimation," IEEE Trans. Image Processing, Vol. 4, no. 1, pp. 105-107, Jan. 1995.
13. Wujian Zhang, Runde Zhou, and Kondo, T., "Low-power motion-estimation architecture based on a novel early-jump-out technique," The IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 187-190, 2001.
14. Bede Liu, and A. Zaccarin, "New fast algorithms for the estimation of block motion vectors," IEEE Trans. Circuits Syst. Video Technol., Vol. 3, no. 2, pp. 148-157, Apr. 1993.
15. Chok-Kwan Cheung, and Lai-Man Po, "Normalized partial distortion search algorithm for block motion estimation," IEEE Trans. Circuits Syst. Video Technol., Vol. 10, no. 3, pp. 417-422, Apr. 2000.
16. Rafael C. Gonzalez, and Richard E. Woods, "Digital Image Processing," Addison Wesley, Sep. 1993.