|
Volumn 5, Issue , 2001, Pages 187-190
|
Low-power motion-estimation architecture based on a novel early-jump-out technique
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHM LEVEL;
ARCHITECTURAL ENHANCEMENT;
ARCHITECTURE-BASED;
BLOCK MATCHING;
BLOCK-MATCHING MOTION ESTIMATION;
LOW POWER;
SIMILAR IMAGE;
VLSI CIRCUITS;
ALGORITHMS;
COMPUTER SIMULATION;
IMAGE QUALITY;
MATHEMATICAL MODELS;
MOTION ESTIMATION;
SYSTOLIC ARRAYS;
EARLY-JUMP-OUT-DECISION (EJOD) UNITS;
|
EID: 0035023218
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (4)
|
References (9)
|