Power efficient encoding techniques for off-chip data buses

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 267-275

  Suresh, Dinesh C ^a   Agrawal, Banit ^a   Yang, Jun ^a   Najjar, Walid ^a   Bhuyan, Laxmi ^a  

^a University of California ^*  (United States)

Author keywords

Bus encoding; Data bus; FV; FV MSB LSB; Low power

Indexed keywords

DATA COMMUNICATION SYSTEMS; ELECTRIC POWER UTILIZATION; LOGIC GATES; MOBILE COMPUTING; OPTIMIZATION; SWITCHING;

BUS ENCODING; DATA BUSES; FREQUENT VALUE (FV); FV-MSB-LSB; LOW POWER;

EMBEDDED SYSTEMS;

EID: 18844448917     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951741.951745     Document Type: Conference Paper

References (17)

1. K. Basu, A. Choudhary, J. Pisharath, M. Kandemir, "Power Protocol: Reducing Power Dissipation on Off-Chip Data Buses", 35th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-35), Istanbul, Turkey, November 2002
2. L. Benini, A. Macci, E. Macii, M. Poncino, and R. Scarsi, "Architectures and synthesis algorithms for power-efficient bus interfaces, " IEEE Transactions on Computer Aided Design of Circuits and Systems, vol.19, no.9, Sept. 2000.
3. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems," Great Lakes VLSI Symposium, pp. 77-82 Urbana IL, March 13-15, 1997
4. L, Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi, "Synthesis of Low-Overhead Interfaces for Power-Efficient Communication Over Wide Buses" ACM/IEEE Design Automation Conference, pages 128-133, 1999.
5. D. Burger and T. M. Austin. "The SimpleScalar Tool Set, Version 2.0. Technical report", University of Wisconsin-Madison Computer Science Department, 1997
6. J.H. Chern, J. Jurang, L. Arledge, P. Li and P. Yang, "Multilevel Metal Capacitance Models for CAD Design Synthesis Systems", IEEE Electron Device Letters, Vol13, pp.32-34, January 1992.
7. T. Givargis, F. Vahid "Interface Exploration for Reduced Power in Core-Based Systems", International Symposium on System Synthesis, December 1998
8. T. Givargis, D. Eppstein, "Reference Caching Using Unit Distance Redundant Codes for Activity Redcution on Address Buses", International Workshop on Embedded System Hardware/Software Codesign (ESCODES), San Jose, September 2002
9. C. Lee, M. Potkonjak, and W. Mangione-Smith, "MediaBench: a tool for evaluating and synthesizing multimedia and communications systems", In International Symposium on Microarchitecture, pages 330-335, 1997
10. T. Lv, J. Henkel, H. Lekatsas, W. Wolf, "An Adaptive Dictionary Encoding Scheme for SOC Data Buses", DATE02, Paris France, Mar 2002.
11. G. Memik, W. H. Mangione Smith, and W. Hu, "NetBench: A Benchmarking suite for Netwokr Processors", In International Conference on Computer Aided Design (ICCAD), pp 39-42, Nov2001, San Jose, CA.
12. "National Technology Roadmap for Semiconductors". Semiconductor Industry Association, 2001
13. A. Raghunathan, N.K. Jha, S.Dey, "High-level Power Analysis and Optimization", Kluwer Academic Publishers, Norwell, MA, 1998
14. M. R. Stan. and Burleson.W. P., "Bus-invert coding for lowpower I/O", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pages 49-58, Vol. 3, 1995.
15. N.H.E. Weste, K. Eshraghian. "Principles of CMOS VLSI Design ". Addison Wesley, 1998.
16. J. Yang, R. Gupta, "FV Encoding for Low-Power Data I/O" ACM/IEEE International Symposium on Low Power Electronic Design, pages 84-87, 2001.
17. Y. Zhang, J. Yang, R. Gupta, "Frequent Value Locality and Value-Centric Data Cache Design," ACM The Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 150-159, 2000.