A new fast dct algorithm and its systolic vlsi implementation

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 44, Issue 11, 1997, Pages 959-962

  Chang, Yu Tai ^a   Wang, Chin Liang ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Discrete cosine transform; Fast algorithm; Matrix vector multiplication; Systolic array; VLSI

Indexed keywords

ALGORITHMS; ELECTRIC NETWORK ANALYSIS; MATHEMATICAL TRANSFORMATIONS; MATRIX ALGEBRA; SYSTOLIC ARRAYS; TIMING CIRCUITS; VECTORS; VLSI CIRCUITS;

DISCRETE COSINE TRANSFORM (DCT);

MULTIPLYING CIRCUITS;

EID: 0031276533     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.644050     Document Type: Article

References (12)

1. N. Ahmed, T. Natarajan, and K. R. Rao, "Discrete cosine transform," IEEE Trans. Comput.. vol. C-23, pp. 90-93, Jan. 1974.
2. R. J. Clack, "Relation between the Karhunen-Loeve and cosine transform," Proc. Inst. Elec. Engr., Pt. F, vol. 128, pp. 359-360, Nov. 1981.
3. H. T. Kung, "Why systolic architectures?" Computer, vol. 15, pp. 35-46, Jan. 1982.
4. U. Totzek and F. Matthiesen, "Two-dimensional discrete cosine transform with linear arrays," in Proc. Int. Conf. Systolic Arrays (Systolic Array Processors), J. McCanny, J. McWhirter, and E. Swartzlander Jr., Eds. Kerry, Ireland: Killarney, 1989, pp. 388-397.
5. N. I. Cho and S. U. Lee, "DCT algorithms for VLSI parallel implementations," IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, pp. 121-127, Jan. 1990.
6. L.-W. Chang and M.-C. Wu, "A unified systolic array for discrete cosine and sine transforms," IEEE Trans. Signal Processing, vol. 39, pp. 192-194, Jan. 1991.
7. C.-L. Wang and C.-Y. Chen, "High-throughput VLSI architectures for the 1-D and 2-D discrete cosine transforms," IEEE Trans. Circuits Syst. Video Technol, vol. 5, pp. 31-40, Feb. 1995.
8. A. Artieri etal., "A one chip VLSI for real time two-dimensional discrete cosine transform," in Proc. IEEE Int. Symp. Circuits Syst., Helsinki, Finland, June 1988, pp. 701-704.
9. P. C. Jain, W. Schlenk, and M. Riegel, "VLSI implementation of twodimensional DCT processor in real-time for video codec," IEEE Trans. Consumer Electron., vol. 38, pp. 537-545, Aug. 1992.
10. P. A. Ruetz and P. Tong, "A 160-Mpixel/s IDCT processor for HDTV," IEEE Micro, vol. 12, pp. 28-32, Oct. 1992.
11. H. S. Hou, "A fast recursive algorithm for computing the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-35, pp. 1455-1461, Oct. 1987.
12. S. H. Frieddberg, A. J. Insel, and L. E. Spence, Linear Algebra, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1989.