Tapered transmission gate chains for improved carry propagation

Midwest Symposium on Circuits and Systems

Volumn 3, Issue , 2002, Pages

  Andreev, Boris D ^a   Titlebaum, Edward ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; ELECTROMAGNETIC WAVE PROPAGATION; GATES (TRANSISTOR);

CARRY LOOKAHEAD ADDERS (CLA);

VLSI CIRCUITS;

EID: 18744436827     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. G. Bouhasin, "The Transmission Gate: An Advantage of CMOS Gate-Arrays," Journal of Semicustom ICs, Vol. 2, No, 3, pp. 16-22, May 1985.
2. B. D. Andreev, E. G. Friedman, and E. Titlebaum, "Efficient Implementation of a Complex ±1 Multiplier," Proceedings of the ACM/SIGDA Great Lakes Symposium on VLSI, pp. 83-88, April 2002.
3. T. Sato et al., "An 8.5-ns 112-b Transmission Gate Adder with a Conflict-Free Bypass Circuit," IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 657-659, November 1993.
4. H. Srinivas and K. Parhi, "A Fast VLSI Adder Architecture," IEEE Journal on Solid-State Circuits, Vol. 27, No. 5, pp. 761-767, May 1992.
5. S. M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw Hill, 1999.
6. B. Cherkauer and E. G. Friedman, "A Unified Design Methodology for CMOS Tapered Buffers," IEEE Transactions on VLSI, Vol. 3, No. 1, pp. 99-111, March 1995.
7. B. Cherkauer and E. G. Friedman, "Design of Tapered Buffers with Local Interconnect Capacitance," IEEE Journal of Solid-State Circuits, Vol. 30, No. 2, pp. 151-155, February 1995.
8. V. Adler and E. G. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, No. 5, pp. 607-616, May 1998.
9. V. Adler and E. G. Friedman, "Uniform Repeater Insertion in RC Trees," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 47, No. 10, pp. 1515-1523, October 2000.
10. D. Deschacht, M. Robert, and D. Auvergne, "Explicit Formulation of Delays in CMOS Data Paths," IEEE Journal of Solid-State Circuits, Vol. 23, No. 5, pp. 1257-1264, October 1988.
11. L. Brocco et al., Macromodeling CMOS Circuits for Timing Simulation," IEEE Transactions on Computer-Aided Design, Vol. 7, No. 12, pp. 1237-1249, December 1988.
12. S. Vemuru, "Delay Macromodelling of CMOS Transmission-Gate-Based Circuits," International Journal of Modelling and Simulation, Vol. 15, No, 3, pp. 90-97, March 1995.
13. E. G. Friedman and J. H. Mulligan, Jr., "Ramp Input Response of RC Tree Networks," Analog Integrated Circuits and Signal Processing, Volume 14, No. 1/2, pp. 53-58, September 1997.
14. J. Rubinstein, P. Penfield, and M. Horowitz, "Signal Delay in RC Tree Networks," IEEE Transactions on Computer-Aided Design, Vol. 2, No. 3, pp. 202-211, July 1983.