메뉴 건너뛰기




Volumn , Issue , 2004, Pages 375-378

Evaluating techniques for exploiting instruction slack

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCIES; LEAKAGE POWER; POWER DISSIPATION; POWER SAVINGS;

EID: 17644404825     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (2)

References (9)
  • 1
    • 56349099179 scopus 로고    scopus 로고
    • Early-stage definition of LPX: A low power issue-execute processor
    • P. Bose et al. Early-stage definition of LPX: A low power issue-execute processor. In PACS'02 at HPCA, 2002.
    • (2002) PACS'02 at HPCA
    • Bose, P.1
  • 4
    • 84893758505 scopus 로고    scopus 로고
    • Dual threshold voltage domino logic synthesis for high performance with delay and power constraint
    • S. Jung et al. Dual threshold voltage domino logic synthesis for high performance with delay and power constraint. In Design, Automation and Test in Europe, 2002.
    • (2002) Design, Automation and Test in Europe
    • Jung, S.1
  • 5
    • 0043136302 scopus 로고    scopus 로고
    • Energy-delay estimation technique for high-performance microprocessor VLSI adders
    • June
    • V. Oklobdzija et al. Energy-delay estimation technique for high-performance microprocessor VLSI adders. In International Symposium on Computer Arithmetic, June 2003.
    • (2003) International Symposium on Computer Arithmetic
    • Oklobdzija, V.1
  • 6
    • 0033659258 scopus 로고    scopus 로고
    • Voltage scheduling in the 1pARM microprocessor system
    • July
    • T. Pering, T. Burd, and R. Broderson. Voltage scheduling in the 1pARM microprocessor system. In ISLPED, July 2000.
    • (2000) ISLPED
    • Pering, T.1    Burd, T.2    Broderson, R.3
  • 7
  • 8
    • 17644385095 scopus 로고    scopus 로고
    • Dynamic frequency and voltage control for a multiple clock domain microarchitecture
    • November
    • G. Semeraro et al. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In 35th International Symposium on Microarchitecture, November 2002.
    • (2002) 35th International Symposium on Microarchitecture
    • Semeraro, G.1
  • 9
    • 35048857645 scopus 로고    scopus 로고
    • Reducing power with dynamic critical path information
    • Dec.
    • J. Seng, E. Tune, and D. Tullsen. Reducing power with dynamic critical path information. In MICRO34, Dec. 2001.
    • (2001) MICRO34
    • Seng, J.1    Tune, E.2    Tullsen, D.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.