Energy-efficient computations on FPGAs

Journal of Supercomputing

Volumn 32, Issue 2, 2005, Pages 139-162

  Prasanna, Viktor K ^a  

^a University of Southern California   (United States)

Author keywords

Algorithm design; Embedded signal processing; Energy efficiency; FPGA; Performance optimization

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; ENERGY EFFICIENCY; OPTIMIZATION; PARAMETER ESTIMATION; PERFORMANCE; SIGNAL PROCESSING;

ALGORITHM DESIGN; EMBEDDED SIGNAL PROCESSING; GATE LEVEL OPTIMIZATIONS; KERNELS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 17044362170     PISSN: 09208542     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11227-005-0289-9     Document Type: Article

References (21)

1. A. Amira, A. Bouridane, and P. Milligan. Accelerating matrix product on reconfigurable hardware for signal processing, field-programmable logic and applications (FPL), 2001.
2. E. Casseau, D. Degrugillier. A linear systolic array for LU decomposition. VLSI Design, 1994.
3. S. Choi, G. Govindu, J. Jang, and V. K. Prasanna. Energy-efficient and parameterized designs of fast fourier transforms on FPGAs. In International Conference for Audio Speech Signal Processing, 2003.
4. S. Choi, J. Jang, S. Mohanty, and V. K. Prasanna. Domain-specific modeling for rapid energy estimation of reconfigurable architectures. Special Issue on Configurable Computing of the Journal of Supercomputing, Kluwer, 26(3):259-281, 2003.
5. S. Choi and V. K. Prasanna. Time and energy efficient matrix factorization using FPGAs. In International Conference on Field Programmable Logic and Applications, 2003.
6. S. Choi, R. Scrofano, and V. K. Prasanna. Energy-efficient design of kernel applications for FPGAs through domain-specific modeling. Militiary and Aerospace Programmable Logic Devices, 2002.
7. G. Govindu, V. Daga, S. Choi, V. Prasanna, S. Ganagadnarpalli, and V. Sridhar. A high-performance and energy-efficient floating-point based architecture for LU decomposition on FPGAs. In Reconfigurable Architectures Workshop, April 2004.
8. S. Haykin. Adaptive Filter Theory, 3rd edition, Prentice Hall, 1991.
9. R. Hogg and E. Tanis. Probability and Statistical Inference, 6th edition. Prentice Hall, 2001, pp. 656-657.
10. J. Jang, S. Choi, and V. K. Prasanna. Energy-efficient matrix multiplication on FPGAs. In International Conference on Field Programmable Logic and Applications, 2002.
11. J. Jang, S. Choi, and V. K. Prasanna. Energy-efficient matrix multiplication on FPGAs. IEEE Transactions on VLSI (TVLSI), (submitted).
12. S. Mohanty, V. K. Prasanna, S. Neema, and J. Davis. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. Language Compilers and Tools for Embedded Systems, 2002.
13. J. Ou, S. Choi, and V. K. Prasanna. Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs. International Journal of Embedded Systems, June 2004.
14. J. Ou and V. K. Prasanna. PyGen: A MATLAB/Simulink based tool for synthesizing parameterized and energy efficient designs using FPGAs. FCCM, 2004.
15. V. K. Prasanna Kumar and Y. Tsai. On synthesizing optimal family of linear systolic arrays for matrix multiplication. IEEE Transactions on Computers, 40(6), 1991.
16. A. Raghunathan, N. K. Jha, and S. Dey. High-Level Power Analysis and Optimization. Kluwer Academic Publishers, 1998.
17. L. Shang and N. K. Jha. High-level power modeling of CPLDs and FPGAs. In International Conference on Computer Design, 2001.
18. L. Shang, A. Kaviani, and K. Bathala. Dynamic power consumption in Virtex-II FPGA family. In International Symposium on Field Programmable Gate Arrays, 2002.
19. Xilinx, www.xilinx.com.
20. G. Yeap. Low Power Digital VLSI Design, 1998.
21. L. Zhuo and V. K. Prasanna. Scalable and modular algorithms for floating-point matrix multiplication on FPGAs. Technical report, Dept. of Eletrical Engineering, University of Southern California, 2004.