Intrinsic and extrinsic implementation of a bio-inspired hardware system

Information Sciences

Volumn 161, Issue 1-2, 2004, Pages 1-19

  Glackin, B ^a   Maguire, L P ^a   McGinnity, T M ^a  

^a UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

Adaptive hardware; Bio inspired hardware; Extrinsic; FPGA; Intrinsic; Neurofuzzy

Indexed keywords

COMPUTER ARCHITECTURE; DATA REDUCTION; ENGINEERING RESEARCH; ERROR ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS; FUZZY SETS; NEURAL NETWORKS; RELIABILITY;

ADAPTIVE HARDWARE; BIO-INSPIRED HARDWARE;

COMPUTER HARDWARE;

EID: 1642379159     PISSN: 00200255     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.ins.2003.03.008     Document Type: Article

References (41)

1. Zimmermann H.J., et al. Advances in Computational Intelligence and Learning: Methods and Applications. International Series in Intelligent Technologies. vol. 18:2002;Kluwer Academic Publishers.
2. Medsker L. Hybrid Intelligent Systems. 1995;Kluwer Academic Publishers.
3. Linkens D.A., Nyongesa H.O. Learning systems in intelligent control: an appraisal of fuzzy, neural and genetic algorithm control applications. IEE Proc. Control Theory Appl. 143(4):1996.
4. Yao X. Evolving artificial neural networks. Proc. IEEE. 87(9):1999;1423-1447.
5. Russo F. Evolutionary neural fuzzy systems for noise cancellation in image data. IEEE Trans. Instrument. Measure. 48(5):1999;915-920.
6. Kasabov N. Evolving fuzzy neural networks: theory and applications for on-line adaptive prediction decision making and control. Aust. J. Intell. Inform. Process. Syst. 5(3):1998;154-160.
7. Higuchi T., et al. Real-world applications of analog and digital evolvable hardware. IEEE Trans. Evolution. Comput. 3(3):1999;220-235.
8. Mange D., et al. Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties. IEEE Trans. VLSI Syst. 6(3):1998;387-399.
9. Ortega C., Tyrrell A. Evolvable hardware for fault-tolerant applications. IEE Colloq. Evolvable Hardware Syst. 1998;4/1-4/5.
10. P. Marchal, A. Stauffer, Binary decision diagram orientated FPGAs, in: Proceedings 1994 ACM International Workshop on Field Programmable Gate Arrays, Berkeley, 1994.
11. C. Ortega, A. Tyrrell, MUXTREE revisited: embryonics as a reconfiguration strategy in fault-tolerant processor arrays, ICES 98, in: Evolvable Systems: From Biology to Hardware, Second International Conference, 1998, pp. 206-217.
12. A. Stoica et al., Evolvable hardware for space applications, in: Evolvable Systems: From Biology to Hardware 2nd International Conference, 1998, pp. 166-173.
13. A. Thompson, An evolved circuit, intrinsic in silicon, entwined with physics, in: Evolvable Systems: From Biology to Hardware, 1st International Conference ICES 96, 1996, pp. 390-405.
14. A. Thompson, On the automatic design of robust electronics through artificial evolution, in: Evolvable Systems: From Biology to Hardware, 2nd International Conference, ICES 98, 1998, pp. 13-24.
15. Tanaka M., et al. Data compression for digital color electrophotographic printer with evolvable hardware. Evolvable Systems: From Biology to Hardware, Second International Conference, ICES 98 Proceeding. 1998;106-114 Springer-Verlag.
16. Keymeulen D., et al. Off-line model-free and on-line model-based evolution for tracking navigation using evolvable hardware. Evolutionary Robotics First European Workshop, EvoRobot98, Proceedings. 1998;211-226 Springer-Verlag.
17. Higuchi T., Kajihara N. Evolvable hardware chips for industrial applications. Commun. ACM. 42(4):1999;60-66.
18. I. Kajitani et al., A Gate-Level EHW chip: implementing GA operations and reconfigurable hardware on a single LSI, in: Evolvable Systems: From Biology to Hardware, 2nd International Conference, 1998, pp. 1-12.
19. A. Stoica et al., Toward on-board synthesis and adaptation of electronic functions: an evolvable hardware approach, in: 1999 IEEE Aerospace Conference, vol. 2, 1999, pp. 351-357.
20. A. Stoica, Evolvable hardware: from on-chip circuit synthesis to evolvable space systems, in: Proceedings of the 30th IEEE Symposium on multi-valued logic, 2000.
21. Mesker L.R. Microcomputer applications of hybrid intelligent systems. J. Network Comp. Appl. 19(2):1996;213-234.
22. Girau B. FPNA: interaction between FPGA and neural computation. Int. J. Neural Syst. 10(3):2000;243-259. (World Scientific, Singapore).
23. F. Schurmann, S. Hohmann, J. Schemmel, K. Meier, Towards an artificial neural network framework, in: 2002 NASA/DoD Conference on Evolvable Hardware, IEEE Comput. Soc., 2002, Los Alamitos, CA, USA, pp. 266-273.
24. J. Schemmel, K. Meier, F. Schürmann, A VLSI implementation of an analog neural network suited for genetic algorithm, in: 4th International Conference on Evolvable Systems, ICES2001, 3-5 Oct, 2001, Tokyo.
25. Meyer-Base U., Meyer-Base A., Mellott J., Taylor F. A fast modified CORDIC-implementation of radial basis neural networks. J. VLSI Signal Process. 20(3):1998;211-218.
26. S.L. Bade, B.L. Hutchings, FPGA-based stochastic neural networks-implementation, in: Proceedings IEEE Workshop on FPGAs for Custom Computing, 1994, pp. 189-198.
27. Blake J.J., McGinnity T.M., Maguire L.P. The implementation of fuzzy systems, neural networks and fuzzy neural networks using FPGAs. Inform. Sci. 112(1-4):1998;151-168.
28. Sato K., Hikawa H. Implementation of multilayer neural network with threshold neurons and its analysis. Artif. Life Robot. 3(3):1999;170-175.
29. H. Hikawa, Pulse mode multilayer neural network with floating point operation and on-chip learning, in: Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks, vol. 2, IJCNN 2000, 2000, pp. 71-76.
30. H. Ossoinig, E. Reisinger, C. Steger, R. Weiss, Design and FPGA-implementation of a neural network, in: Proceedings of the 7th International Conference on Signal Processing Applications and Technology, Boston, 1996, pp. 939-943.
31. Jang J.S.R. Adaptive-network-based fuzzy inference system. IEEE Trans. Syst. Man. Cybern. 23:1993;665-684.
32. L.P. Maguire, T.M. McGinnity, B. Glackin, Hybrid intelligent architectures using a neurofuzzy approach, invited paper for Coil 2000, 2000, pp. 17-23.
33. Yao X., Higuchi T. Promises and challenges of evolvable hardware. IEEE Trans. Syst. Man Cybern., Part C: Applicat. Rev. 29(1):1999;87-97.
34. Kasabov N. Evolving fuzzy neural networks for supervised/unsupervised online knowledge-based learning. IEEE Trans. Syst. Man Cybern., Part B: Cybern. 31(6):2001;902-918.
35. Kasabov N.K., Song Q. DENFIS: dynamic evolving neural-fuzzy inference system and its application for time-series prediction. IEEE Trans. Fuzzy Syst. 10(2):2002;144-154.
36. http://www.xilinx.com/virtex2pro/.
37. http://www.altera.com/products/devices/excalibur/exc-index.html.
38. Chang H. Surviving the SOC Revolution. 1999;Kluwer Academic Publishers.
39. B. Glackin, L.P. Maguire, T.M. McGinnity, An approach for the realisation of bio-inspired systems on programmable logic devices, in: 1st Atlantic Symposium on Computational Biology and Genome Information Systems and Technology, 2001, pp. 116-120.
40. Wu S., Er M.J. Dynamic fuzzy neural networks - a novel approach to function approximation. IEEE Trans. Syst. Man Cybern., Part B. 30(2):2000;358-364.
41. Takagi T., Sugeno M. Fuzzy identification of systems and its application to modeling and control. IEEE Trans. Syst. Man Cybern. 15:1985;116-132.