Towards an artificial neural network framework

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2002-January, Issue , 2002, Pages 266-273

  Schurmann F ^a   Hohmann, S ^a   Schemmel, J ^a   Meier, K ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

Application specific integrated circuits; Artificial neural networks; Digital circuits; Field programmable gate arrays; Network topology; Neural network hardware; Neural networks; Neurons; Scalability; Signal processing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL CIRCUITS; DIGITAL INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; HARDWARE; NASA; NETWORKS (CIRCUITS); NEURONS; SCALABILITY; SIGNAL PROCESSING;

ANALOG NEURAL NETWORK; ANALOG PROCESSING; NETWORK BUILDING BLOCKS; NETWORK TOPOLOGY; NEURAL NETWORK HARDWARE; OUTPUT NEURONS; SIGMOID ACTIVATION FUNCTION; SOFTWARE SOLUTION;

NEURAL NETWORKS;

EID: 0141466861     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2002.1029893     Document Type: Conference Paper

References (10)

1. C. Lindsey and T. Lindblad. Survey of neural network hardware. SPIE, 1995(2492):1194-1205, April 1995.
2. D. Anguita and M. Valle. Perspectives on dedicated hardware implementations. In Proceedings ESANN 2001, pages 45-55. D-Facto, 2001.
3. H. Agah. Physical Synthesis. Xilinx, Inc, www.xilinx.com, February 2001. XAPP140.
4. Xilinx, Inc., www.xilinx.com. Virtex-II 1.5V Field-Programmable Gate Arrays, October 2001. DS031-1.
5. J. Becker. Ein FPGA-basiertes Testsystem für gemischt analog/digitale ASICs. Diploma Thesis, Heidelberg University, HD-KIP-01-11, 2001.
6. J. Schemmel, K. Meier, and F. Schürmann. A VLSI implementation of an analog neural network suited for genetic algorithms. In Proceedings ICES 2001, pages 50-61. Springer Verlag, 2001.
7. J. Schemmel, F. Schürmann, S. Hohmann, and K. Meier. An integrated mixed-mode neural network architecture for megasynapse ANNs. Accepted for presentation at IJCNN 2002, Honolunu (Hawaii, USA), May 2002.
8. S. Hohmann, J. Schemmel, F. Schürmann, and K. Meier. Exploring the parameter space of a genetic algorithm for training an analog neural network. Accepted for presentation at GECCO 2002, New York (USA), 2002.
9. F. Diotalevi, M. Valle, G. Bo, and D. Caviglia. A VLSI architecture for weight perturbation on chip learning implementation. In Proceedings IJCNN 2000, volume IV, pages 219-224, 2000.
10. A. Schmid, Y. Leblebici, and D. Mlynek. Hardware realization of a hamming neural network with on-chip learning. In Proceedings ISCAS 1998, 1998.