HTN: A New Hierarchical Interconnection Network for Massively Parallel Computers

IEICE Transactions on Information and Systems

Volumn E86-D, Issue 9, 2003, Pages 1479-1486

  Rahman, M M Hafizur ^a   Horiguchi, Susumu ^a  

^a JAPAN ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

Author keywords

Hierarchical network; Layout area; Network performance; Peak number of vertical links

Indexed keywords

COMPUTATION THEORY; COSTS; HIERARCHICAL SYSTEMS; SILICON; TELECOMMUNICATION LINKS; TELECOMMUNICATION NETWORKS; THEOREM PROVING; TOPOLOGY; ULSI CIRCUITS;

HIERCHICAL TORUS NETWORK (HTN); NETWORK PERFORMANCE; PEAK NUMBER OF VERTICAL LINKS;

PARALLEL PROCESSING SYSTEMS;

EID: 1642263271     PISSN: 09168532     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. C. Chen, D.P. Agrawal, and J.R. Burke, "dBCube, a new class of hierarchical multiprocessor networks and it's area efficient layout," IEEE Trans. Parallel Distrib. Syst., vol.4, no.12, pp.1332-1343, Dec. 1993.
2. M.J. Little, J. Grinberg, S.P. Laub, J.G. Nash, and M.W. Yung, "3-D computer," IEEE Int'l. Conf. on Wafer Scale Integration, pp.55-64, 1989.
3. M.L. Campbell, S.T. Toborg, and S.L. Taylor, "3-D wafer stack neuro-computing," IEEE Int'l. Conf. on Wafer Scale Integration, pp.67-74, 1993.
4. J. Carson, "The emergence of stacked 3D silicon and its impact on microelectronics system integration," IEEE Int'l. Conf. on Innovative System in Silicon, pp.1-8, 1996.
5. H. Kurino, T. Matsumoto, K.H. Yu, N. Miyakawa, H. Itani, H. Tsukamoto, and M. Koyanagi, "Three-dimensional integration technology for real time micro vision systems," IEEE Int'l. Conf. on Innovative System in Silicon, pp.203-212, 1997.
6. V.K. Jain, T. Ghirmai, and S. Horiguchi, "TESH: A new hierarchical interconnection network for massively parallel computing," IEICE Trans. Inf. & Syst., vol.E80-D, no.9, pp.837-846, Sept. 1997.
7. V.K. Jain and S. Horiguchi, "VLSI considerations for TESH: A new hierarchical interconnection network for 3-D integration," IEEE Trans. Very Large Scale Integr. Syst., vol.6, no.3, pp.346-353, 1998.
8. M.M. H. Rahman and S. Horiguchi, "Network performance of hierarchical torus network: HTN," Proc. 3rd Int'l Conf. on Parallel and Distributed Computing, Applications and Technologies (PDCAT02), pp.122-129, Kanazawa, Japan, 2002.
9. W.J. Dally, "Performance analysis of k-ary n-cube interconnection networks," IEEE Trans. Comput., vol.39, no.6, pp.775-785, June 1990.
10. S. Fukuda and S. Horiguchi, "Cube-connected cycles for WSI implementation," Proc. IEEE Int'l. Conf. Wafer Scale Integration, pp.163-171, 1995.
11. Y.R. Potlapalli, "Trends in interconnection network topologies: Hierarchical networks," Int'l. Conf. on Parallel Processing Workshop, pp.24-29, 1995.
12. J. Duato, S. Yalamanchili, and L. Ni, "Interconnection network: An engineering approach," IEEE Computer Society Press, pp.11-16, 1997.
13. V. Kumar, A. Grama, A. Gupta, and G. Karypis, Introduction to Parallel Computing Design and Analysis of Algorithms, pp.30-38, The Benjamin/Cummings Publishing, 1994.