Post-route gate sizing for crosstalk noise reduction

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 954-957

  Becer, Murat R ^a   Blaauw, David ^b   Algor, Ilan ^a   Panda, Rajendran ^a   Oh, Chanhee ^a   Zolotov, Vladimir ^a   Hajj, Ibrahim N ^c  

^a MOTOROLA INC   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Crosstalk noise repair; Gate sizing

Indexed keywords

ALGORITHMS; CROSSTALK; ELECTRIC NETWORK ANALYSIS; HEURISTIC METHODS; NOISE ABATEMENT; SPURIOUS SIGNAL NOISE;

GATE SIZING;

GATES (TRANSISTOR);

EID: 0043136427     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/776067.776071     Document Type: Conference Paper

References (6)

1. P. Saxena and C. L. Liu. Crosstalk minimization using wire perturbations. In Proceedings of Design Automation Conference DAC, pages 100-103, 1999.
2. C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization. In Proceedings of Design Automation Conference DAC, pages 362-367, 1998.
3. T. Xiao and M. Marek-Sadowska. Gate sizing to eliminate crosstalk induced timing violation. In Proceedings of ICCD, pages 186-191, 2001.
4. M. Hashimoto, M. Takahashi, and H. Onodera. Crosstalk noise optimization by post-layout transistor sizing. In Proceedings of ISPD, pages 126-130, 2002.
5. S. Alwar, D. Blaauw, A. Dasgupta, A. Grinshpon, R. Levy, C. Oh, B. Orshav, S. Sirichotiyakul, and V. Zolotov. Clarinet: A noise analysis tool for deep submicron design. In Proceedings of Design Automation Conference DAC, pages 233-238, June 2000.
6. G. Even, J. Naor, B. Schieber, and M. Sudan. Approximating minimum feedback sets and multi-cuts in directed graphs. In Int. Conf. on Integer Prog. and Combinatorial Optimization, pages 14-28, 1995.