Optimal gate sizing for coupling-noise reduction

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2004, Pages 176-181

  Sinha, Debjit ^a   Zhou, Hai ^a   Chu, Chris C N ^b  

^a NORTHWESTERN UNIVERSITY   (United States)

^b Iowa State University   (United States)

Author keywords

Coupling Noise; Fixpoint; Gate Sizing; Lattice Theory

Indexed keywords

CAPACITANCE; COMPUTER AIDED DESIGN; ELECTRIC RESISTANCE; ITERATIVE METHODS; PROBLEM SOLVING; SERVERS; SPURIOUS SIGNAL NOISE;

COUPLING NOISE; FIXPOINT; GATE SIZING; LATTICE THEORY;

GATES (TRANSISTOR);

EID: 2942689381     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/981066.981104     Document Type: Conference Paper

References (10)

1. Semiconductor Industry Association. National technology roadmap for semiconductors, 1997.
2. M. R. Becer, D. Blauuw, I. Algor, R. Panda, C. Oh, V. Zolotov, and I. N. Hajj. Post-Route Gate Sizing for Crosstalk Noise Reduction. In Proc. of the Design Automation Conf., pages 954-957, 2003.
3. J. Cong, D. Z. Pang, and P. V. Srinivas. Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization. In ACM Intl. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, 2000.
4. P. Cousot and R. Cousot. Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In ACM Symposium on Principles of Programming Languages, pages 238-252, Los Angeles, CA, January 1977.
5. B. A. Davey and H. A. Priestley. Introduction to Lattices and Order. Cambridge, 1990.
6. D. Gries and F. B. Schneider. A Logical Approach to Discrete Math. Springer-Verlag New York, Inc., 1994.
7. M. Hashimoto, M. Takahashi, and H. Onodera. Crosstalk noise optimization by post-layout transistor sizing. In International Symposium on Physical Design, pages 126-130, 2002.
8. I. Lemke and G. Sander. Visualization of Compiler Graphs. In Design report, USAAR-1025-visual, ESPRIT Project 5399 Compare, Universitat Saarlandes, FB 14 Informatik, pages D 3.12.1-1, 1993.
9. T. Xiao and M. Marek-Sadowska. Gate sizing to eliminate crosstalk induced timing violation. In Proc. Intl. Conf. on Computer Design, pages 186-191, 2001.
10. H. Zhou. Timing analysis with crosstalk is a fixpoint on a complete lattice. In IEEE Transactions on Computer-Aided Design, September 2003, pages 1261-1269.